Kou Wada and Kazumitsu Takeda, "Master-Slice Layout Design for Emitter Coupled Logic LSI", Review of the Electrical Communication Laboratories, vol. 26, No. 9-10, pp. 1355-1366 (Sep.-Oct. 1978). |
L. W. Massengil and S. E. Diehi-Nagle, "Voltage Span Modeling for Very Large Memory Arrays", Nasecode IV, Proceedings of the Fourth International Conference on the Numerical Analysis of Semiconductor Device and Integrated Circuits, pp. 396-404 (Jun. 1985). |
Peter W. Cook et al., ".mu.m MOSFET VLSI Technology: Part III--Logic Circuit Design Methodology and Applications, 3093 IEEE Trans. on Electron Devices", vol. ED-26, No. 4, pp. 333-334 (Apr. 1979). |