Kirihata et al., A 220mm2 4 and 8 Bank 256Mb SDRAM with Single-Sided Stitched WL Architecture, Dig. Tech. Papers, pp. 78-79, 1999. |
Kim et al., “A 640MB/s Bi-Directional Data Strobed, Double-Data-Rate SDAM with a 40mW DLL Circuit for a 256MB Memory System” 1998 IEE International Solid State Circuits Conference, Dig. Tech. Papers, pp. 158-159, Jan. 1998. |
Kirihata et al., “An 390-mm2, 16-Bank, 1-Gb DDr SDRAM with Hybrid Bitline Architecture”, IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999. |