Patent Grant
9942030
The present disclosure generally relates to architectures for serial data link transmitters employing pulse amplitude modulation (PAM) transmitter architectures utilizing quadrature clock phases.
Demands for high-bandwidth data transmissions continue to increase for systems such as servers and high-speed routers. Non-return-to-zero (NRZ) modulation has been commonly employed in such data communication links. In NRZ systems, a single bit of information is conveyed in each data symbol transmitted. This has historically been preferred in many electrical links over other modulation schemes such as pulse amplitude modulation. In 4-level pulse amplitude modulation (PAM-4) serial links, two bits of information are conveyed in each data symbol. This results in better spectral efficiency than NRZ data transmission, which is advantageous when transmitted over bandwidth-limited channels.
Some embodiments of the disclosure provide a serial transmitter. The serial transmitter includes a serial output port that outputs one symbol every unit interval (UI) from a data source. The serial transmitter also includes a plurality of driver segments that jointly drive the serial output port. Each driver segment is configured to use one of N phases of a sampling clock to serialize and transmit data from the data source. Different sets of the driver segments are configured to select different phases of the sampling clock for serializing and transmitting data, the sampling clock being a half-rate clock having a period of two UI. In some embodiments, each driver segments includes a set of latch-multiplexers that are configured to select and output data bits from the data source based on a quarter-rate sampling clock and a half-rate sampling clock. The quarter-rate sampling clock is selected from one of 4 phases of a quarter-rate clock and the half-rate sampling clock is selected from one of 4 phases of a half-rate clock. Each driver segment also includes a segment output driver that drives the output of the 2:1 latch-multiplexer.
Some embodiments of the disclosure provide a computer-implemented method for configuring a serial transmitter. The method receives configuration data for configuring a plurality of driver segments of the serial transmitter to serialize and transmit data from a data source. The plurality of driver segments jointly drives a serial output port of the serial transmitter that outputs one symbol every unit interval (UI). Based on the configuration data, the method configures a first set of driver segments based on the configuration data to select a first phase of a sampling clock for serializing data from the data source and a second set of driver segments to select a second phase of a sampling clock for serializing data from the data source. The sampling clock is a half-rate clock having a period of two UI.
The preceding Summary is intended to serve as a brief introduction to some embodiments of the disclosure. It is not meant to be an introduction or overview of all inventive subject matter disclosed in this document. The Detailed Description that follows and the Drawings that are referred to in the Detailed Description will further describe the embodiments described in the Summary as well as other embodiments. Accordingly, to understand all the embodiments described by this document, a Summary, Detailed Description and the Drawings are provided. Moreover, the claimed subject matter is not to be limited by the illustrative details in the Summary, Detailed Description, and the Drawings, but rather is to be defined by the appended claims, because the claimed subject matter can be embodied in other specific forms without departing from the spirit of the subject matter.
The drawings are of illustrative embodiments. They do not illustrate all embodiments. Other embodiments may be used in addition or instead. Details that may be apparent or unnecessary may be omitted to save space or for more effective illustration. Some embodiments may be practiced with additional components or steps and/or without all of the components or steps that are illustrated. When the same numeral appears in different drawings, it refers to the same or like components or steps.
In the following detailed description, numerous specific details are set forth by way of examples in order to provide a thorough understanding of the relevant teachings. However, it should be apparent that the present teachings may be practiced without such details. In other instances, well-known methods, procedures, components, and/or circuitry have been described at a relatively high-level, without detail, in order to avoid unnecessarily obscuring aspects of the present teachings.
As data rates in serial links increase beyond 50 Gb/s, multi-level signaling techniques such as 4-level pulse amplitude modulation (PAM4) are finding increased use in electrical as well as optical serial link applications. A serial PAM4 communication link transmits 2 bits of information per symbol at each unit interval (UI or baud) as compared to more traditional non-return-to-zero (NRZ) modulation schemes (also known as 2-level pulse amplitude modulation, or PAM2). PAM4 modulation has multiple edge transitions that lead to reduced timing margin (or horizontal eye opening) as compared to NRZ data at the same symbol rate. Consequently, PAM4 requires higher bandwidth I/O circuitry to avoid excessive vertical and/or horizontal eye closure.
Some embodiments of the disclosure provide a serial transmitter architecture with a higher bandwidth continuous time analog amplifiers and discrete time digital finite impulse response (FIR) filters with reduced tap spacing, specifically, a transmitter feed forward equalizer (FFE) with half-UI (also known as half-baud, or T/2) spaced taps. The serial transmitter architecture employs a source-series terminated (SST) driver and multiple driver segments with varying impedances that are placed in parallel. Each driver segment (also referred to as SST segment) can be independently configured to achieve the desired FFE tap. Specifically, each driver segment is independently configurable to select a clock phase that corresponds to a specific FFE tap (e.g., pre-, post-, or main cursor tap) and to deliver data at timing based on the selected clock phase.
In some embodiments, the serial transmitter can be configured to uses a half-rate (C2) clock to achieve an FFE with half-baud (or T/2 or half-UI) spaced taps or to use a quarter-rate (C4) clock to achieve an FFE with baud (or T or UI) spaced taps. Each driver segment of the serial transmitter includes a phase selection circuit to determine which quadrature phase of C2 and/or C4 is used to clock data. To improve timing margins and to make the design more robust to process variations, the serial transmitter architecture includes a calibration circuit to determine which clock phases should be selected for segments that are respectively configured as pre-, post-, or main cursor taps.
For some embodiments, the serial transmitter architecture can be generalized as a structure capable of supporting FFE taps that are separated by fractional UI. The generalized serial transmitter includes a serial output port that outputs one PAM symbol every UI (i.e., at full rate or full symbol rate). The serial transmitter includes an array of driver segments that jointly drive the serial output port. Each driver segment is configured to use one of N phases of a sampling clock for sampling data bits from a data source and for selecting and driving one sampled data bit as output every half sampling clock cycle. The sampling clock is a half-rate clock with a period that is twice as long as a UI. Each FFE tap is implemented by a set of driver segments that are configured to use a sampling clock phase that corresponds to the timing of the FFE tap. As such, the outputs driven by driver segments of adjacent FFE taps are temporally separated by 1/N sampling clock cycle, or 2/N UI. This allows for the implementation of an FFE with N−1 taps. Higher FFE tap counts could be supported through the inclusion of a ‘first-in first-out’ (FIFO) structure or a set of digital shift registers, either after the data source or within the driver segments, as could be devised by one skilled in the art.
The data source 110 generally refers to circuits in the device 105 that are generating data to be delivered serially. In some embodiments, the data source 110 provides an array of data bits to be selected for serial transmission by the serial transmitter 100.
The clock source 130 supplies the clocks for operating the serial transmitter 100 as well as for synchronizing the delivery of data bits from the data source 110 to the serial transmitter 100. The clock source supplies a set of sampling clocks 140 at different phases to the serial transmitter 100. In some embodiments, the clock source 130 includes a PLL for generating quadrature clock phases, i.e., 4 versions of the same clock that are 90 degrees apart in phases. The clock source also supplies a divided clock based on the sampling clock to the data source 110 for synchronizing the delivery of the data bits to the serial transmitter 100. For some embodiments in which the sampling clock is a half-rate clock, the divided clock is a quarter-rate clock.
The serial transmitter 100 includes an array of driver segments 121-129 that jointly drive the full-rate serial output signal at the serial output port 190 based on data bits received from the data source 110. Each driver segment 121-129 receives the set of sampling clocks 140 from the clock source 130 for serializing the received data bits. Each driver segment is configured to select and use one of the sampling clocks (i.e., one of the N phases) for multiplexing and latching data bits at that driver segment. The driver segments are configured by a configuration data store 150, which has corresponding configuration data sets 151-159 for configuring each of the driver segment 121-129, respectively.
As illustrated, the driver segment 125 has a latch-multiplexer 210, a phase selector 220, a segment output driver 230, and a sign inverter 240. Each of these components of the driver segment 125 is configured by the configuration data set 155 from the configuration data store 150.
The phase selector 220 selects one of the sampling clocks 140 (i.e., one of the N phases) as the selected sampling clock 225 (or as the selected phase of the sampling clock) to the latch-multiplexer 210. The selection is controlled by the configuration data set 155.
The latch-multiplexer 210 is implemented by a succession of storage elements and multiplexers to serialize the data bits from the data source 110. The latch-multiplexer 210 uses the selected sampling clock 225 to enable the storage elements (latches and/or flip-flops) to hold data bits and to select a held data bit as the segment output 250 of the driver segment 125. The latch-multiplexer 210 latches the input half-rate data on one edge of the sampling clock, and the sampled data stored in the latches are multiplexed according to the polarity of the sampling clock 225. An example implementation of the latch-multiplexer 210 will be described by reference to
The segment output driver 230 drives the segment output 250 onto the serial output port 190 of the device 100. The strength of the output driver is specified by the segment configuration data 155. In some embodiments, the strength of the output driver is specified in terms of output impedance. The parallel combination of the impedances from all of the driver segments sets the output impedance of the driver (typically 50 ohm single-ended or 100 ohm differential). The impedances of each of the segments may vary by design for one of two reasons. First, in order to produce evenly spaced multi-level PAM signal at the serial output port 190 of the serial transmitter 100, a driver segment configured to transmit MSB data have an impedance that is half that of a driver segment configured to transmit LSB data. Second, the segment impedance influences the tap strength when implementing an FFE.
The sign inverter 240 (illustrated as an XOR gate) can be configured to invert the polarity of the segment output 250 by the segment configuration data 155, which is specified according to the FFE design. The configurable inversion allows the driver segment to implement a FFE tap with negative weight or strength. In the illustrated example as well as in some embodiments, the sign inverter 240 is for inverting the output the latch-multiplexer 210. In some embodiments, the sign inverter 240 may instead be positioned before the latch-multiplexer 210 to invert the incoming data bits from the data source.
The figure includes waveforms 321-324 that corresponds to the sampling clocks of different phases (140). The configuration of the driver segment selects phase 3 of the sampling clock (323) to clock in data bits from the data source 110 as the latched data bits 330. The polarity of the phase-3 sampling clock 323 is also used to multiplex between the two bits of the latched data bits 330 in order to produce the segment output 340. (For example, the driver segment outputs bit 0 as when the phase 3 sampling clock is high and bit 1 when the phase 3 sampling clock is low.) The sampling clock is therefore a half-rate clock (with respect to full symbol rate) with clock period of 2 UI. For simplicity, the timing diagram does not include latency through any serializer circuits. This latency would cause segment (i) output 340 to be delayed with respect to the latched data bits 330.
In some embodiments, the serial transmitter 100 is configured to provide FFE filtering for its output signal. Specifically, the segments of the serial transmitter are configured to use different phases of the sampling clock and different driver impedances in order to serve as different FFE taps.
The driver segments in the group 421 are configured (by their configuration data) to serve as the pre-cursor tap in the FFE. Specifically, the outputs of the driver segments in the group 421 jointly drives the serial output port 190 of the serial transmitter with driver impedance that corresponds to the strength of the FFE pre-cursor tap. Likewise, the outputs of the driver segments in the group 422 jointly drive the serial output port 190 of the serial transmitter with output impedance that corresponds to the strength of the FFE main-cursor tap, and the outputs of the output segments in the group 423 jointly drive the serial output port 190 of the serial transmitter with output impedance that corresponds to the strength of the FFE post-cursor tap. In some embodiments, the serial transmitter has a collection of driver segments with differing output impedances. When configuring the driver segments to implement a particular FFE tap (e.g., pre-cursor, main-cursor, or post-cursor), a collection of driver segments that in parallel implement the required output impedance are identified and configured to implement that particular FFE tap.
In addition to having its output impedance configured to implement the strength (or weight) of the corresponding FFE tap, each driver segment is also configured to produce an output bit (segment output) every half sampling clock cycle according to the timing required by the corresponding FFE tap. Specifically, the data at the FFE post-cursor tap is a delayed version of the data at the FFE main-cursor tap, and the data at the FFE main-cursor tap is a delayed version of the data at the FFE pre-cursor tap. For the serial transmitter 100, the delay spacing between the FFE taps is implemented by having driver segments of different FFE taps configured to use different phases of the sampling clock.
As illustrated by waveforms 501, 502 and 503, the sampling clock selected for the pre-cursor tap driver segment is at an earlier phase than the sampling clock selected for the main-cursor tap driver segment, while the sampling clock selected for the post-cursor tap driver segment is at a later phase than the sampling clock selected for the main-cursor tap driver segment. Since the output data of each driver segment is multiplexed (i.e., selected) based on the polarity of the driver segment's sampling clock, the timing of the segment output is also determined by the phase of the driver segment's sampling clock. Consequently, the timing difference between the segment outputs at pre-cursor tap and main-cursor tap is the difference between their corresponding clock phases (likewise between main-cursor tap and post-cursor tap).
In the illustrated example as well as in some embodiments, the sampling clock has four different phases, so the timing difference between the pre-cursor tap and the main-cursor tap (and between the main-cursor tap and the post tap) is a quarter of the period of the sampling clock. And since the sampling clock is a half-rate clock with period of 2 UI, the temporal spacing between adjacent FFE taps is half UI.
As mentioned, the serial transmitter can be configured to produce a multi-level PAM signal that encodes multiple bits in each symbol. In these instances, each driver segment is configured to output and drive one bit for the encoded symbol. In the case of PAM4, each symbol encodes a MSB bit and a LSB bit, and some of the driver segments are configured to drive the MSB bit while some of the other driver segments are configured to drive the LSB bit.
The PAM4 signal being transmitted by the serial transmitter 610 is also filtered by FFE. As illustrated in the figure, the LSB driver segments 610 include driver segments that are configured to implement the taps of the FFE (LSB pre-cursor tap segments 611, LSB main-cursor tap segments 612, and LSB post-cursor tap segments 613). Each set of driver segments is configured to have combined output impedance that correspond to the LSB of the PAM4 as well as to the strength of its corresponding FFE tap (pre-, main-, or post-cursor). Likewise, the MSB driver segments 620 include driver segments that are configured to implement the taps of the FFE (MSB pre-cursor tap segments 621, MSB main-cursor tap segments 622, and LSB post-cursor tap segments 623). Each set of driver segments is configured to have combined output impedance that correspond to the MSB of the PAM4 as well as to the strength of its corresponding FFE tap. Each driver segment is also configured to select and use a sampling clock at a phase that corresponds to its FFE tap (pre-, main, or post).
In the examples illustrated so far, the driver segments of the serial transmitter receive a set of half-rate clocks whose period is twice the unit interval (UI), and a set of half-rate data whose bit duration is twice the unit interval. In some embodiments, the driver segments also receive a set of quarter-rate clocks whose period is four times the unit interval, and a set of quarter-rate data whose bit duration is four times the unit interval. Each driver segment receives both half-rate clocks and quarter-rate clocks of different phases, and the configuration data selects one phase of the half-rate clock and one phase of the quarter rate clock for serializing and transmitting the data bits from the data source. The selected half-rate clock and the selected quarter-rate clock are both used to control a succession of storage and multiplexing operations for serialization. This allows the driver segment to receive 4 bits of quarter-rate data from the data source 110 once every quarter-rate clock cycle (rather than 2 bits of half-rate data from the data source 110 once every half-rate clock cycle as illustrated in
The C4 clock selector 730 is configured to select a C4 clock phase for operating the 4:2 latch-multiplexer 710 and the C2 clock selector 740 is configured to select a C2 clock phase for operating the 2:1 latch-multiplexer 720. An example implementation of the clock selector 740 will be described by reference to
The 4:2 latch-multiplexer 710 uses one edge of the selected C4 clock to sample quarter-rate data bits from the data source 110 (after the sign inverter 760), and alternating edges of (both rising and falling) of the selected C4 clock to generate half-rate serialized data bits for output to the 2:1 latch-multiplexer 720. The 2:1 latch-multiplexer 720 in turn uses one edge of the selected C2 clock to sample half-rate data from the 4:2 latch-multiplexer, and alternating edges (both rising and falling) of the selected C2 clock to generate full-rate serialized data for output to the segment output driver 750 and onto the serial output port 190.
As illustrated, the data source provides 4 bits of data every C4 clock cycle. The pre-cursor tap, main-cursor tap, and post-cursor tap driver segments all use C4 of phase 1 to latch and multiplex the 4 bit source into 2-bit half-rate data. For clarity in the timing diagram, latency through the 4:2 latch-multiplexer is not shown. This latency would arise, for example, due to the storing of quarter-rate data in latches in the 4:2 latch-multiplexer 710 prior to selection of the quarter-rate data by the multiplexer to generate serialized half-rate data. The pre-cursor tap, main-cursor tap, or post-cursor tap driver segments use different C2 phases to latch and multiplex the 2-bit half-rate data into one bit full-rate data. Specifically the pre-cursor tap driver segment uses C2 phase 2, the main-cursor tap driver segment uses C2 phase 3, and the post-cursor tap driver segment uses C2 phase 4. Since the C2 clock is a half-rate clock whose quadrature phases are spaced half UI apart, the full rate data produced by the driver segments of adjacent FFE taps are also spaced half UI apart, i.e., the pre-cursor tap segment output is half-UI ahead of the main-cursor tap segment output, and the main-cursor tap segment output is half-UI ahead of post-cursor tap segment output. In other words, driver segments respectively configured as pre-cursor tap, main-cursor tap, and post-cursor tap of the FFE sample a particular bit from the data source and output the particular bit at three different time instants, where the three time instants corresponds to three consecutive phases of the half-rate clock. For clarity in the timing diagram, latency through the 2:1 latch-multiplexers in the pre-, main-, and post-cursor tap segments is not shown. This latency would arise, for example, due to the storing of half-rate data in latches in the 2:1 latch-multiplexer 720 prior to selection of the half-rate data by the multiplexer to generate serialized full-rate data.
The driver segments of
As illustrated, the data source provides 4 bits of quarter-rate data every C4 clock cycle, with a bit duration of four times the unit interval of the transmitter output data. However, the pre-cursor tap, main-cursor tap, and post-cursor tap driver segments are configured to use different C4 phases to latch and multiplex 4 bit quarter-rate data into two-bit half-rate data: the pre-cursor tap driver segment captures the quarter-rate data using C4 phase 2 and in turn generates half-rate data on alternating edges (both rising and falling) of C4 phase 2, the main-cursor tap driver segment captures the quarter-rate data using C4 phase 3 and in turn generates half-rate data on alternating edges (both rising and falling) of C4 phase 3, and the post-cursor tap driver segment captures the quarter-rate data using C4 phase 4 and in turn generates half-rate data on alternating edges (both rising and falling) of C4 phase 4. Since the C4 clock is a quarter-rate clock whose quadrature phases are temporally separated by one UI, the half-rate data of the different FFE taps are also temporally separated by one UI. Specifically, the half-rate data of the pre-cursor tap driver segment is one UI ahead of the half-rate data of the main-cursor tap driver segment, and the half-rate data of the main-cursor tap driver segment is one UI ahead of the half-rate data of the post-cursor tap driver segment. For clarity in the timing diagram, latency through the 4:2 latch-multiplexers in the pre-, main-, and post-cursor tap segments is not shown. This latency would arise, for example, due to the storing of quarter-rate data in latches in the 4:2 latch-multiplexer 710 prior to selection of the quarter-rate data by the multiplexer to generate serialized half-rate data. The 4:2 latch-multiplexers in the pre-, main-, and post-cursor driver segments would all experience the same latency relative to their respective C4 clock edges. Consequently, the latency would not affect the one UI temporal spacing of the half-rate data.
The pre-cursor tap segment and the post tap segment are both configured to latch and multiplex their respective half-rate data by using phase 1 of the C2 clock, while the main-cursor tap segment is configured to latch and multiplex its half-rate data by using phase 3 of the C2 clock (180-degrees, or one UI away). Consequently, the full-rate segment outputs of the pre-, main- and post-taps are each separated by two C2 phases from their neighboring taps, i.e., the pre-cursor tap segment output is one UI ahead of the main-cursor tap segment output, and the main-cursor tap segment output is one UI ahead of post-cursor tap segment output.
The processor starts the process 1100 when it receives (1110) configuration data for configuring driver segments of the serial transmitter. The configuration data for each driver segment is determined based on the FFE tap that the segment is implementing as well as the segment's modulation amplitude in the encoded multi-level serial output (e.g., MSB or LSB in a PAM4 symbol). The process then identifies (1120) a driver segment to configure. Specifically, the process determines the output impedance that is needed to implement the FFE tap strength and the modulation amplitude in the PAM output and identifies a driver segment that has an output impedance value that is needed to implement the FFE tap and the modulation amplitude in the PAM output.
The processor configures (at 1130) the identified driver segment's data inversion logic (e.g., the XOR gate 240 or 760). This allows the driver segment to implement a FFE tap with negative strength. The processor also configures (at 1150) the driver segment's clock phase selection based on the configuration data. In some embodiments, each driver segment receives half-rate clocks and quarter-rate clocks at quadrature phases. The selection of the phase of the half-rate clock and the selection of the phase of the quarter-rate clock are determined based on the FFE tap that the segment is implementing (i.e., whether pre-, main, or post-cursor), and also based on whether the spacing between FFE taps (e.g., one-UI, half-UI, or other fraction UI). The selection of the clock phase for driver segments of different FFE taps is described by reference to
The processor then determines (at 1160) whether there is another driver segment to configure. If so, the processor 1100 returns to 1120 to identify and configure another driver segment. If not, the process 1100 ends.
Example Electronic System
The present application may be a system, a method, and/or a computer program product at any possible technical detail level of integration. The computer program product may include a computer readable storage medium (or media) having computer readable program instructions thereon for causing a processor to carry out aspects of the present disclosure.
The computer readable storage medium can be a tangible device that can retain and store instructions for use by an instruction execution device. The computer readable storage medium may be, for example, but is not limited to, an electronic storage device, a magnetic storage device, an optical storage device, an electromagnetic storage device, a semiconductor storage device, or any suitable combination of the foregoing. A non-exhaustive list of more specific examples of the computer readable storage medium includes the following: a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), a static random access memory (SRAM), a portable compact disc read-only memory (CD-ROM), a digital versatile disk (DVD), a memory stick, a floppy disk, a mechanically encoded device such as punch-cards or raised structures in a groove having instructions recorded thereon, and any suitable combination of the foregoing. A computer readable storage medium, as used herein, is not to be construed as being transitory signals per se, such as radio waves or other freely propagating electromagnetic waves, electromagnetic waves propagating through a waveguide or other transmission media (e.g., light pulses passing through a fiber-optic cable), or electrical signals transmitted through a wire.
Computer readable program instructions described herein can be downloaded to respective computing/processing devices from a computer readable storage medium or to an external computer or external storage device via a network, for example, the Internet, a local area network, a wide area network and/or a wireless network. The network may comprise copper transmission cables, optical transmission fibers, wireless transmission, routers, firewalls, switches, gateway computers and/or edge servers. A network adapter card or network interface in each computing/processing device receives computer readable program instructions from the network and forwards the computer readable program instructions for storage in a computer readable storage medium within the respective computing/processing device. Computer readable program instructions for carrying out operations of the present disclosure may be assembler instructions, instruction-set-architecture (ISA) instructions, machine instructions, machine dependent instructions, microcode, firmware instructions, state-setting data, configuration data for integrated circuitry, or either source code or object code written in any combination of one or more programming languages, including an object oriented programming language such as Smalltalk, C++, or the like, and procedural programming languages, such as the “C” programming language or similar programming languages. The computer readable program instructions may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider). In some embodiments, electronic circuitry including, for example, programmable logic circuitry, field-programmable gate arrays (FPGA), or programmable logic arrays (PLA) may execute the computer readable program instructions by utilizing state information of the computer readable program instructions to personalize the electronic circuitry, in order to perform aspects of the present disclosure.
Aspects of the present disclosure are described herein with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the disclosure. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer readable program instructions. These computer readable program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks. These computer readable program instructions may also be stored in a computer readable storage medium that can direct a computer, a programmable data processing apparatus, and/or other devices to function in a particular manner, such that the computer readable storage medium having instructions stored therein comprises an article of manufacture including instructions which implement aspects of the function/act specified in the flowchart and/or block diagram block or blocks.
The computer readable program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other device to cause a series of operational steps to be performed on the computer, other programmable apparatus or other device to produce a computer implemented process, such that the instructions which execute on the computer, other programmable apparatus, or other device implement the functions/acts specified in the flowchart and/or block diagram block or blocks. The flowchart and block diagrams in the Figures (e.g.,
Data processing systems 1200 and 1250 are representative of any electronic device capable of executing machine-readable program instructions. Data processing systems 1200 and 1250 may be representative of a smart phone, a computer system, PDA, or other electronic devices. Examples of computing systems, environments, and/or configurations that may represented by data processing systems 1200 and 1250 include, but are not limited to, personal computer systems, server computer systems, thin clients, thick clients, hand-held or laptop devices, multiprocessor systems, microprocessor-based systems, network PCs, minicomputer systems, and distributed cloud computing environments that include any of the above systems or devices.
The data processing systems 1200 and 1250 may include a set of internal components 1200 and a set of external components 1250 illustrated in
The set of internal components 1200 also includes a R/W drive or interface 1232 to read from and write to one or more portable computer-readable tangible storage devices 1286 such as a CD-ROM, DVD, memory stick, magnetic tape, magnetic disk, optical disk or semiconductor storage device. The instructions for executing the processes 1100 and 1700 can be stored on one or more of the respective portable computer-readable tangible storage devices 1286, read via the respective R/W drive or interface 1232 and loaded into the respective hard drive 1230.
The set of internal components 1200 may also include network adapters (or switch port cards) or interfaces 1236 such as a TCP/IP adapter cards, wireless Wi-Fi interface cards, or 3G or 4G wireless interface cards or other wired or wireless communication links. Instructions of processes or programs described above can be downloaded from an external computer (e.g., server) via a network (for example, the Internet, a local area network or other, wide area network) and respective network adapters or interfaces 1236. From the network adapters (or switch port adaptors) or interfaces 1236, the instructions and data of the described programs or processes are loaded into the respective hard drive 1230. The network may comprise copper wires, optical fibers, wireless transmission, routers, firewalls, switches, gateway computers and/or edge servers.
The set of external components 1250 can include a computer display monitor 1270, a keyboard 1280, and a computer mouse 1284. The set of external components 1250 can also include touch screens, virtual keyboards, touch pads, pointing devices, and other human interface devices. The set of internal components 1200 also includes device drivers 1240 to interface to computer display monitor 1270, keyboard 1280 and computer mouse 1284. The device drivers 1240, R/W drive or interface 1232 and network adapter or interface 1236 comprise hardware and software (stored in storage device 1230 and/or ROM 1224).
The descriptions of the various embodiments of the present disclosure have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
This invention was made with Government support under Contract No. H98230-12-C-0325, project unidentified. The Government has certain rights to this invention.
| Number | Name | Date | Kind |
|---|---|---|---|
| 7570071 | Clements et al. | Aug 2009 | B2 |
| 8385401 | Miller | Feb 2013 | B2 |
| 8520724 | Kossel et al. | Aug 2013 | B2 |
| 8618833 | Bergkvist et al. | Dec 2013 | B1 |
| 8878568 | Farzan et al. | Nov 2014 | B1 |
| 8989254 | Jing et al. | Mar 2015 | B2 |
| 9094239 | Luo | Jul 2015 | B1 |
| 9281969 | Gondi et al. | Mar 2016 | B2 |
| 9385898 | Kizer et al. | Jul 2016 | B2 |
| 9419827 | Thakkar et al. | Aug 2016 | B2 |
| 20050002475 | Menolfi et al. | Jan 2005 | A1 |
| 20050249275 | Yen et al. | Nov 2005 | A1 |
| 20110018599 | Abbasfar | Jan 2011 | A1 |
| 20140119424 | Francese | May 2014 | A1 |
| 20150110165 | Ramadoss et al. | Apr 2015 | A1 |
| 20160006596 | Dickson et al. | Jan 2016 | A1 |
| Entry |
|---|
| Butzacchelli et al., “A 28-Gb/s 4-Tap FFE/15-Tap DEF Serial Link Transceiver in 32nm SOI CMOS Technology,” IEEE Jouranl of Solid-State Circuits, vol. 47, No. 12, pp. 3232-3248, Dec. 2012. |
| Chen et al., “A Novel SST Transmitter With Mutually Decoupled Impedance Self-Calibration and Equalization,” IEEE 2011 (978-1-4244-9474-3). |
| Gitlin et al., “Fractionally-Spaced Equalization: An Improved Digital Transversal Equalizer,” The Bell System Technical Journal, vol. 60, No. 2, Feb. 1981. |
| Liu et al., “A Novel 6-Gbs Half-Rate SST Transmitter With Impedance Calibration and Adjustable Pre-Emphasis,” IEEE 2015 (978-1-4799-8391-9). |
| Momtaz et al., “An 80mW 40Gb/s 7-TAP T/2-Spaced FFE in 65nm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2009. |
| Momtaz, et al., “An 80 mW 40 Gb/s 7-Tap T/2-Spaced Feed-Forward Equalizer in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 45, No. 3, pp. 629-639, Mar. 2010. |
