The invention relates to a server with an interface for connecting to a server system and to a server system.
In server systems, for example, blade server systems, all of the blade servers must communicate with each other in various ways in order to exchange useful data, status information, and control commands. The exchange of useful data can take place, e.g., via Ethernet according to TCP/IP infrastructure. The control of the server for management purposes, however, usually takes place by means of a separate hardware interface, for example, a management bus. As a rule, in a blade server system, the so-called management server takes over the management of other servers that are set up as data-processing servers.
The management server has, among other things, the task of identifying data-processing servers connected to a management bus, addressing these data-processing servers, and controlling them by means of hardware commands. A control command can include, for example, the turning on or off of a data-processing server or a certain function of the data-processing server.
The use of a serial, bidirectional management bus like the I2C bus has the disadvantage that, for an error function of a server, the entire bus is blocked and other servers no longer have the possibility of accessing the bus until the error is corrected.
A unidirectional, parallel bus does avoid a blockade of the entire bus if there is an error function in one of the data-processing servers, because only the management server transmits, but it requires a large number of data lines and pins for the plug contacts between the bus and the connected servers. In addition, it requires several additional logic components and special software drivers to the servers, because the management server and the data-processing servers are set up, as a rule, for communicating via an I2C BUS.
Therefore, the invention is based on the problem of disclosing a server and also a server system, wherein a simple control that is improved with respect to error susceptibility is possible for several servers in a server system.
This problem is solved according to the invention by means of a server of the type named above in that the server has an acknowledgment device that, after sending a control command to a management bus of the server system, generates an acknowledge signal for acknowledging the control command. Furthermore, the problem is solved by means of a server system of the type named above, such that the server system is set up so that information is transmitted in a unidirectional manner from the management server via the serial management bus to the data-processing servers and the management server has an acknowledgment device that, after sending a control command to the management bus, generates an acknowledge signal for acknowledging the control command. The invention features a component carrier for holding several servers with a serial management bus and several servers that are connected via serial interfaces to the management bus, wherein one server is set up as a management server and the other servers are set up as data-processing servers.
The solutions according to the invention have the advantage that the management bus is loaded only by the management server and thus reacts significantly more robustly to disturbance in the data-processing servers that have the ability to merely receive. By means of the serial bus, the number of necessary connection pins is also reduced, because significantly fewer lines must be differentiated. The acknowledgment device allows the management server to include an acknowledgment of the control commands sent to a data-processing server in the protocol despite the unidirectionality of the management bus. Thus, apart from the acknowledgement device, standard components could be used for I2C.
Preferably, the protocol for transmitting control commands via the management bus is based on the I2C standard, wherein the acknowledge signal of the acknowledgment device corresponds to the acknowledge signal according to the I2C standard. Therefore, it is possible to use software drivers based on the I2C standard.
Advantageously, the server system has one or more additional data buses that connect servers to each other, wherein data can be transmitted via the data buses in a bidirectional manner between the management server and the data-processing servers. That is, primarily the hardware control takes place in a unidirectional manner between the management server and the data-processing servers and other information is exchanged between the connected servers in a bidirectional manner via the data buses.
Preferably, a data-processing server is set up to be connected or removed during continuous operation of the server system. This has the advantage that components of the server system could be removed and then re-mounted, for example, for maintenance reasons without having to shut down and turn off the entire system. Thus, the system remains available without any interruptions even when there are modifications.
Further features and advantages of the invention will be seen by reference to the drawings, wherein like numerals depict like parts, and wherein:
For example, the CPU 5 of the management server 1 generates a control command that is transmitted to the TTL component 6 in the form of voltage levels that alternate between a high and low level. By means of two pull-up resistors 13 on the clock line CLK and the data line DAT, defined states are guaranteed, wherein the pull-up resistors 13 are here dimensioned, for example, to 10 kOhm. The TTL component 6 converts the internal bidirectional signals into unidirectional signals and transmits these via the interface 12 to the management bus 8, wherein the level corresponding to the clock signal CLK are transmitted to the CLK line and the levels corresponding to the data signals DAT are transmitted to the DAT line of the management bus 8.
Simultaneously, the acknowledgment device 7 of the management server 1 generates an acknowledge signal for acknowledging the transmitted control command. This acknowledge signal is required, because the data-processing servers 2 can only receive and it is needed for compatibility with software drivers operating according to the I2C standard.
By means of the component 6, control commands are transmitted from the management server 1 to the corresponding data-processing servers 2, wherein the server system has a protocol that is compatible with the I2C standard. Thus, decoupling of the internal bus from the management bus is given.
The logic levels run via the lines DAT and CLK of the management bus 8 to an addressed data-processing server 2 that receives the signals from the lines DAT and CLK of the management bus 8 via unidirectional data lines 4 to its interface 12. In the TTL component 6 of the data-processing server 2, the signals are then converted again into internal bus signals and are transmitted via two lines CLK and DATA provided with pull-up resistors 13 to the microcontroller unit 10. The microcontroller unit 10 then interprets the received signals as control command.
The structures and embodiments shown do not have a restrictive effect on the invention. Thus, a server system according to
Number | Date | Country | Kind |
---|---|---|---|
10 2007 051 170 | Oct 2007 | DE | national |
This application is a continuation-in-part of PCT International Patent Application Serial No. PCT/EP2008/63557, filed Oct. 9, 2008, designating the United States. Priority is also claimed from German Patent Application Serial No. 10 2007 051170.3, filed Oct. 25, 2007.
Number | Name | Date | Kind |
---|---|---|---|
6145036 | Barenys et al. | Nov 2000 | A |
6363437 | Ptasinski et al. | Mar 2002 | B1 |
6622188 | Goodwin et al. | Sep 2003 | B1 |
6629172 | Andersson et al. | Sep 2003 | B1 |
6779046 | Osuga | Aug 2004 | B1 |
7231467 | Baker et al. | Jun 2007 | B2 |
7386638 | Voth et al. | Jun 2008 | B2 |
7502991 | Aldereguia et al. | Mar 2009 | B2 |
7657677 | Huang et al. | Feb 2010 | B2 |
7739435 | Gideons | Jun 2010 | B2 |
7791907 | Cho et al. | Sep 2010 | B2 |
20030002497 | Vasudevan | Jan 2003 | A1 |
20030033366 | Garnett et al. | Feb 2003 | A1 |
20050018454 | Deng et al. | Jan 2005 | A1 |
20050047098 | Garnett et al. | Mar 2005 | A1 |
20050091427 | Yoshida et al. | Apr 2005 | A1 |
20050105628 | Koch et al. | May 2005 | A1 |
20060140211 | Huang et al. | Jun 2006 | A1 |
20060200605 | Hatamori | Sep 2006 | A1 |
20070204088 | Chen | Aug 2007 | A1 |
20080086578 | Yoshida et al. | Apr 2008 | A1 |
Number | Date | Country |
---|---|---|
1635746 | Jul 2005 | CN |
0 619 548 | Oct 1994 | EP |
M270514 | Jul 2005 | TW |
200723004 | Jun 2007 | TW |
WO 0041073 | Jul 2000 | WO |
Entry |
---|
“12C: Integrated Circuit”, Wikipedia (4 pgs). |
International Search/Examination Report (14 pgs). |
Office Action issued in Application No. 200880002754.3 dated Jul. 22, 2011 (6 pgs). |
Taiwan Examination Report English Translation, Appln. No. 097139310 (6 pgs). |
(Resubmitted)Taiwan Examination Report English Translation, Appln. No. 097139310 (6 pgs). |
European Examination Report (with no English translation) issued in related application No. 08 842 673.9, dated Aug. 20, 2013 (5 pgs). |
Number | Date | Country | |
---|---|---|---|
20090292808 A1 | Nov 2009 | US |
Number | Date | Country | |
---|---|---|---|
Parent | PCT/EP2008/063557 | Oct 2008 | US |
Child | 12535611 | US |