Patent Grant
8417994
The present disclosure relates to the field of computers, and specifically to the modification of computers and computer systems. Still more particularly, the present disclosure relates to monitoring computer systems for potential outages caused by system modifications.
A computer implemented method, system and/or computer program product handle problems caused by a modification to an information technology (IT) system. Problem-data, describing a known problem to a first IT system that occurred during a modification to the first IT system; severity-data, describing a severity of the known problem; and solution-data, describing a solution of steps to be taken to correct the known problem, are received and stored. A modification alert indicates that the modification will be applied to a second IT system that is different from the first IT system. If the first IT system and the second IT system share a pre-determined amount of common features, then a severity map, which describes the known problem, the severity of the known problem, and the solution to the known problem as applied to the second IT system, is displayed to a user of the second IT system.
As will be appreciated by one skilled in the art, aspects of the present invention may be embodied as a system, method or computer program product. Accordingly, aspects of the present invention may take the form of an entirely hardware embodiment, an entirely software embodiment (including firmware, resident software, micro-code, etc.) or an embodiment combining software and hardware aspects that may all generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, aspects of the present invention may take the form of a computer program product embodied in one or more computer readable medium(s) having computer readable program code embodied thereon.
Any combination of one or more computer readable medium(s) may be utilized. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. More specific examples (a non-exhaustive list) of the computer readable storage medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the context of this document, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
A computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including, but not limited to, wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
Computer program code for carrying out operations for aspects of the present invention may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like and conventional procedural programming languages, such as the “C” programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider).
Aspects of the present invention are described below with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the invention. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer readable medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or block diagram block or blocks.
The computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
With reference now to the figures, and in particular to
Computer 102 includes a processor 104 that is coupled to a system bus 106. Processor 104 may utilize one or more processors, each of which has one or more processor cores. A video adapter 108, which drives/supports a display 110, is also coupled to system bus 106. In one embodiment, a switch 107 couples the video adapter 108 to the system bus 106. Alternatively, the switch 107 may couple the video adapter 108 to the display 110. In either embodiment, the switch 107 is a switch, which may be mechanical, that allows the display 110 to be coupled to the system bus 106, and thus to be functional only upon execution of instructions (e.g., problem resolution logic—PRL 148 described below) that support the processes described herein.
System bus 106 is coupled via a bus bridge 112 to an input/output (I/O) bus 114. An I/O interface 116 is coupled to I/O bus 114. I/O interface 116 affords communication with various I/O devices, including a keyboard 118, a mouse 120, a media tray 122 (which may include storage devices such as CD-ROM drives, multi-media interfaces, etc.), a printer 124, and (if a VHDL chip 137 is not utilized in a manner described below), external USB port(s) 126. While the format of the ports connected to I/O interface 116 may be any known to those skilled in the art of computer architecture, in one embodiment some or all of these ports are universal serial bus (USB) ports.
As depicted, computer 102 is able to communicate with a software deploying server 150 using a network interface 130. Network 128 may be an external network such as the Internet, or an internal network such as an Ethernet or a virtual private network (VPN).
A hard drive interface 132 is also coupled to system bus 106. Hard drive interface 132 interfaces with a hard drive 134. In one embodiment, hard drive 134 populates a system memory 136, which is also coupled to system bus 106. System memory is defined as a lowest level of volatile memory in computer 102. This volatile memory includes additional higher levels of volatile memory (not shown), including, but not limited to, cache memory, registers and buffers. Data that populates system memory 136 includes computer 102's operating system (OS) 138 and application programs 144.
OS 138 includes a shell 140, for providing transparent user access to resources such as application programs 144. Generally, shell 140 is a program that provides an interpreter and an interface between the user and the operating system. More specifically, shell 140 executes commands that are entered into a command line user interface or from a file. Thus, shell 140, also called a command processor, is generally the highest level of the operating system software hierarchy and serves as a command interpreter. The shell provides a system prompt, interprets commands entered by keyboard, mouse, or other user input media, and sends the interpreted command(s) to the appropriate lower levels of the operating system (e.g., a kernel 142) for processing. Note that while shell 140 is a text-based, line-oriented user interface, the present invention will equally well support other user interface modes, such as graphical, voice, gestural, etc.
As depicted, OS 138 also includes kernel 142, which includes lower levels of functionality for OS 138, including providing essential services required by other parts of OS 138 and application programs 144, including memory management, process and task management, disk management, and mouse and keyboard management.
Application programs 144 include a renderer, shown in exemplary manner as a browser 146. Browser 146 includes program modules and instructions enabling a world wide web (WWW) client (i.e., computer 102) to send and receive network messages to the Internet using hypertext transfer protocol (HTTP) messaging, thus enabling communication with software deploying server 150 and other described computer systems.
Application programs 144 in computer 102's system memory (as well as software deploying server 150's system memory) also include a problem resolution logic (PRL) 148. PRL 148 includes code for implementing the processes described below, including those described in
Also stored in system memory 136 is a VHDL (VHSIC hardware description language) program 139. VHDL is an exemplary design-entry language for field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs), and other similar electronic devices. In one embodiment, execution of instructions from PRL 148 causes VHDL program 139 to configure VHDL chip 137, which may be an FPGA, ASIC, etc.
In another embodiment of the present invention, execution of instructions from PRL 148 results in a utilization of VHDL program 139 to program a VHDL emulation chip 151. VHDL emulation chip 151 may incorporate a similar architecture as described above for VHDL chip 137. Once PRL 148 and VHDL program 139 program VHDL emulation chip 151, VHDL emulation chip 151 performs, as hardware, some or all functions described by one or more executions of some or all of the instructions found in PRL 148. That is, the VHDL emulation chip 151 is a hardware emulation of some or all of the software instructions found in PRL 148. In one embodiment, VHDL emulation chip 151 is a programmable read only memory (PROM) that, once burned in accordance with instructions from PRL 148 and VHDL program 139, is permanently transformed into a new circuitry that performs the functions needed to perform the process described below in
The hardware elements depicted in computer 102 are not intended to be exhaustive, but rather are representative to highlight essential components required by the present invention. For instance, computer 102 may include alternate memory storage devices such as magnetic cassettes, digital versatile disks (DVDs), Bernoulli cartridges, and the like. These and other variations are intended to be within the spirit and scope of the present invention.
Referring now to
With reference now to
With reference now to
The severity (i.e., how much damage or outage of services to the IT system will be caused by the modifications) of each of the problems 406a-e is color coded by a severity legend 408 as well as the height of the bar depicting each of the problems 406a-e. In order to know more about the problems 406a-e, each of the problems 406a-e has an associated description tab 410a-e. By clicking or hovering over a particular description tab, a detailed explanation is presented describing the problem in detail, either in a pop-up window or on another user interface. Similarly, clicking or hovering over a respective solution tab 412a-e results in a display, either in a pop-up window or on another user interface, of what series of steps need to be taken to cure the associated problem.
Note that the detailed descriptions related to the description tabs 410a-e and detailed instructions associated with the solution tab 412a-e have been previously entered by a user of the first IT system. For example, the description associated with description tab 410a could be “Description: This is test description for problem named “Name 1”. This is a serious problem and must be corrected before further changes are made. Make sure it is corrected and correction implemented. Otherwise serious interruption of the IT system and services will occur and you will be held responsible.”
Associated with description tab 410a is solution tab 412a. Clicking on solution tab 412a, results in the presentation of a detailed solution (in another window, in another page, on a pop-up, etc.). For example, the solution to problem 406a might be “Solution: This is test solution for problem named “Name 1”. This is a serious problem and must be corrected before further changes are made. Follow the following steps to correct the problem: This is step one; This is step two; This is step three.”
Thus, the user/manager of the second IT system is able to utilize the knowledge of the user/manager of the first IT system, such that substantially similar problems have known reusable solutions.
With reference now to
As described in block 506, severity-data is received and stored. The severity-data describes a severity of the known problem, particularly when the known problem occurred in the first IT system. As described in block 508, solution-data is received and stored. The solution-data describes a solution of steps that need to be taken in order to correct the known problem.
With reference now to block 510, a modification alert is received. The modification alert indicates that the modification will be applied to a second IT system that is different from the first IT system. There are several ways that this modification alert can be generated. In one embodiment, the modification alert results from a user manually inputting key words into boxes such as input boxes 304a-e shown in
With reference now to query block 512, a query is made as to whether the first and second IT systems are significantly similar to assume that a problem-causing modification to the first IT system will cause the same problem to the second IT system. This “significant similarity” is a predefined amount of common features held by the first and second IT systems. That is, the first and second IT systems may share resources, or they may use the same type/brand/model/release of a resource, although that second resource is a different iteration from the first resource. Examples of common features are hardware, software, input/output interfaces, and any combination thereof.
As described in block 514, if the first and second IT systems are deemed to have the predetermined level of similar components, then the creation and display of a severity map such as that shown in
The flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present disclosure. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of various embodiments of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Note further that any methods described in the present disclosure may be implemented through the use of a VHDL (VHSIC Hardware Description Language) program and a VHDL chip. VHDL is an exemplary design-entry language for Field Programmable Gate Arrays (FPGAs), Application Specific Integrated Circuits (ASICs), and other similar electronic devices. Thus, any software-implemented method described herein may be emulated by a hardware-based VHDL program, which is then applied to a VHDL chip, such as a FPGA.
Having thus described embodiments of the invention of the present application in detail and by reference to illustrative embodiments thereof, it will be apparent that modifications and variations are possible without departing from the scope of the invention defined in the appended claims.
| Number | Name | Date | Kind |
|---|---|---|---|
| 7516438 | Leonard et al. | Apr 2009 | B1 |
| 7788536 | Qureshi et al. | Aug 2010 | B1 |
| 20040201867 | Katano | Oct 2004 | A1 |
| 20050015678 | Miller | Jan 2005 | A1 |
| 20060149506 | Cutuli et al. | Jul 2006 | A1 |
| 20070005852 | Armstead et al. | Jan 2007 | A1 |
| 20070192236 | Futch et al. | Aug 2007 | A1 |
| 20080034060 | Fisher | Feb 2008 | A1 |
| 20080229199 | Richardson et al. | Sep 2008 | A1 |
| 20090276728 | Doan et al. | Nov 2009 | A1 |
| Number | Date | Country |
|---|---|---|
| 2009205502 | Sep 2009 | JP |
| Entry |
|---|
| IBM, “Problem Signature Capture for Automatic Problem Detection”, pp. 1-2, Mar. 13, 2006, IP.Com No. IPCOM000134612D. |
| Number | Date | Country | |
|---|---|---|---|
| 20110302462 A1 | Dec 2011 | US |
