This is a Divisional Application of U.S. patent Ser. No. 09/325,455, filed Jun. 03, 1999 now U.S. Pat. No. 6,353,520.
Number | Name | Date | Kind |
---|---|---|---|
5637892 | Leach | Jun 1997 | A |
5708549 | Croft | Jan 1998 | A |
5978192 | Young et al. | Nov 1999 | A |
5986861 | Pontarollo | Nov 1999 | A |
6046897 | Smith et al. | Apr 2000 | A |
6078083 | Amerasekera et al. | Jun 2000 | A |
6147538 | Andresen et al. | Nov 2000 | A |
Entry |
---|
Amerasekera, Ajith, et al.; ESD in Silicon Integrated Circuits, Texas Instruments Incorporated, Dallas, Texas, USA, pp. 56-134. 1995, No month. |
Ramaswamy, Sridhar, et al.; EOS/ESD Reliability of Deep Sub-Micron NMOS Protection Devices, 1995 IEEE, pp. 284-291. No month. |
Duvvury, Charvaka, et al.; ESD: A Pervasive Reliability Concern for IC Technologies, Proc. Of the IEEE, vol. 81, No. 5, May 1993, pp. 690-702. |