Shared buffer techniques for heterogeneous hybrid graphics

Information

  • Patent Grant
  • 9111325
  • Patent Number
    9,111,325
  • Date Filed
    Thursday, December 31, 2009
    16 years ago
  • Date Issued
    Tuesday, August 18, 2015
    11 years ago
Abstract
The graphics processing technique includes detecting a transition from rendering graphics on a first graphics processing unit to a second graphics processing, by a hybrid driver. The hybrid driver, in response to detecting the transition, configures the first graphics processing unit to create a frame buffer. Thereafter, an image rendered on the second graphics processing unit may be copied to the frame buffer of the first graphics processing unit. The rendered image in the frame buffer may then be scanned out on the display.
Description
BACKGROUND OF THE INVENTION

Conventional computing systems may include a discrete graphics processing unit (dGPU) or an integral graphics processing unit (iGPU). The discrete GPU and integral GPU are heterogeneous because of their different designs. The integrated GPU generally has relatively poor processing performance compared to the discrete GPU. However, the integrated GPU generally consumes less power compared to the discrete GPU.


The conventional operating system does not readily support co-processing using such heterogeneous GPUs. Referring to FIG. 1, a graphics processing technique according to the conventional art is shown. When an application 110 starts, it calls the user mode level runtime application programming interface (e.g., DirectX API d3d9.dll) 120 to determine what display adapters are available. In response, the runtime API 120 enumerates the adapters that are attached to the desktop (e.g., the primary display 180). A display adapter 165, 175, even recognized and initialized by the operating system, will not be enumerated in the adapter list by the runtime API 120 if it is not attached to the desktop. The runtime API 120 loads the device driver interface (DDI) (e.g., user mode driver (umd.dll)) 130 for the GPU 170 attached to the primary display 180. The runtime API 120 of the operating system will not load the DDI of the discrete GPU 175 because the discrete GPU 175 is not attached to the display adapter. The DDI 130 configures command buffers of the graphics processor 170 attached to the primary display 180. The DDI 130 will then call back to the runtime API 120 when the command buffers have been configured.


Thereafter, the application 110 makes graphics request to the user mode level runtime API (e.g., DirectX API d3d9.dll) 120 of the operating system. The runtime 120 sends graphics requests to the DDI 130 which configures command buffers. The DDI calls to the operating system kernel mode driver (e.g., DirectX driver dxgkrnl.sys) 150, through the runtime API 120, to schedule the graphics request. The operating system kernel mode driver then calls to the device specific kernel mode driver (e.g., kmd.sys) 150 to set the command register of the GPU 170 attached to the primary display 180 to execute the graphics requests from the command buffers. The device specific kernel mode driver 160 controls the GPU 170 (e.g., integral GPU) attached to the primary display 180.


There is, however, a need to enable applications to render graphics on the discrete graphics processor and present the rendered graphics on a display attached to the integral graphics processor.


SUMMARY OF THE INVENTION

Embodiments of the present technology are directed toward shared buffer techniques for heterogeneous graphics. The present technology may best be understood by referring to the following description and accompanying drawings that are used to illustrate embodiment of the present technology.


In one embodiment, a graphics processing technique includes loading a device kernel mode driver agent, such as a wrapper driver, that includes a kernel mode device driver for a first graphics processing unit attached to a primary display and a kernel mode device driver for a second graphics processing unit. A call may be received by the device kernel mode driver agent from a service or user interface to transition from rendering graphics on the first graphics processing unit to the second graphics processing unit. In response to the transition call, the device kernel mode driver agent generates a call to configure the first graphics processing unit to create a surface in a frame buffer. In response to the call to create the surface, the device kernel mode driver agent receives a virtual address of the surface in the frame buffer of the first graphics processing unit. The device kernel mode driver agent determines and stores a physical address of the surface from the virtual address for use in transporting rendered data from the second graphics processing unit to the frame buffer of the first graphics processing unit attached to the primary display.


In another embodiment, a device kernel mode wrapper driver impersonates the operating system and sends a sequence of command to cause the GPU attached to the primary display to create a displayable surface and make it accessible to direct memory access (DMA) blits from a second GPU. The sequence of commands includes creating a shared primary surface, setting a mode with this created surface to show it on the primary display and mapping it through the bus coupling the second GPU to the GPU attached to the primary display. The surface that the wrapper driver causes the GPU attached to the primary display to create is DMA accessible to an external DMA engine, such as the copy engine of the second GPU. Upon successful setup of the shared surface, the second GPU can then display the frames that it computes on the primary display.





BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the present technology are illustrated by way of example and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:



FIG. 1 shows a graphics processing technique according to the convention art.



FIG. 2 shows a graphics co-processing computing platform, in accordance with one embodiment of the present technology.



FIGS. 3A and 3B show a graphics co-processing technique, in accordance with one embodiment of the present technology.





DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the embodiments of the present technology, examples of which are illustrated in the accompanying drawings. While the present technology will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present technology, numerous specific details are set forth in order to provide a thorough understanding of the present technology. However, it is understood that the present technology may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present technology.


Referring to FIG. 2, a graphics co-processing computing platform, in accordance with one embodiment of the present technology is shown. The exemplary computing platform may include one or more central processing units (CPUs) 205, a plurality of graphics processing units (GPUs) 170, 175, volatile and/or non-volatile memory (e.g., computer readable media) 220, 225, one or more chip sets 230, 235, and one or more peripheral devices 175, 240-260 communicatively coupled by one or more busses. The GPUs include heterogeneous designs. In one implementation, a first GPU may be an integral graphics processing unit (iGPU) and a second GPU may be a discrete graphics processing unit (dGPU). The chipset 230, 235 acts as a simple input/output hub for communicating data and instructions between the CPU 205, the GPUs 170, 175, the computing device-readable media 220, 225, and peripheral devices 175, 240-265. In one implementation, the chipset includes a northbridge 230 and southbridge 235. The northbridge 230 provides for communication between the CPU 205, system memory 220 and the southbridge 235. In one implementation, the northbridge 230 includes an integral GPU. The southbridge 235 provides for input/output functions. The peripheral devices 175, 240-265 may include a display device 240, a network adapter (e.g., Ethernet card) 245, CD drive, DVD drive, a keyboard, a pointing device, a speaker, a printer, and/or the like. In one implementation, the discrete graphics processing unit is coupled as a discrete GPU peripheral device 175 by a bus such as a Peripheral Component Interconnect Express (PCIe) bus.


The computing device-readable media 220, 225 may be characterized as primary memory and secondary memory. Generally, the secondary memory, such as a magnetic and/or optical storage, provides for non-volatile storage of computer-readable instructions and data for use by the computing device. For instance, the disk drive 225 may store the operating system (OS), applications and data. The primary memory, such as the system memory 220 and/or graphics memory, provides for volatile storage of computer-readable instructions and data for use by the computing device. For instance, the system memory 220 may temporarily store a portion of the operating system, a portion of one or more applications and associated data that are currently used by the CPU 205, GPU 170 and the like.



FIGS. 3A and 3B show a graphics processing technique, in accordance with one embodiment of the present technology. Referring now to FIG. 3A, when an application 110 starts, it calls the user mode level runtime application programming interface (e.g., DirectX API d3d9.dll) 120 to determine what display adapters are available. In response, the runtime API 120 enumerates the adapters that are attached to the desktop (e.g., the primary display 180). The runtime API 120 loads the device driver interface (DDI) (e.g., user mode drive (umd.ddl)) 130 for the GPU 170 attached to the primary display 180. The DDI 130 configures command buffers of the graphics processor 170 attached to the primary display 180. The DDI 130 will then call back to the runtime API 120 when the command buffers have been configured.


In addition, during initialization of the system, one or more driver layers are loaded, including a thunk layer (e.g., GDI32.dll) 140, an operating system level kernel mode driver (e.g., dxgkrnal.sys) 150, a device kernel mode driver agent, and/or the like. In one implementation, the device kernel mode driver agent may be a kernel mode wrapper driver 160 that includes the binary images of the device specific kernel mode driver for the integral graphics processing unit 162 and the device specific kernel mode driver for the discrete graphics processing unit 164. The kernel mode wrapper driver 160 may also be referred to as a hybrid driver. Generally, the entry points into the kernel mode wrapper driver 160 are the same as the entry points for the device specific entry points.


Initially, the attached adapter includes the integral graphics processing unit 170 and its device specific kernel mode driver 162 because the integral graphics processing unit 170 is attached to the primary display 180. Thereafter, the device kernel mode driver agent 160 may detect a transition from rendering graphics on the integral graphics processing unit 170 to the discrete graphics processing unit 175. In one implementation, the discrete graphics processing unit 175 and its device specific kernel mode driver 164 are configured as the attached adapter and the integral graphics processing unit 170 and its device specific kernel mode driver 162 are detached, as illustrated in FIG. 3B. In one implementation, the transition is initiated by a service or user interface calling a given entry point of a local function in the wrapper driver 160.


In response to the transition, the device kernel mode driver agent 160 configures the integral graphics processing unit 170 to create a frame buffer 171 and to scan out from the frame buffer to the attached display 180. In one implementation, the kernel mode wrapper driver 160 receives a call to create a surface in a frame buffer 171 for the discrete graphics processing unit. The call to create the surface in the frame buffer 171 for the discrete graphics processing unit is redirected as a call to create the surface in a frame buffer for the integral graphics processing unit 170. In response to the redirected call to create the surface, the kernel mode wrapper driver 160 receives from the device specific kernel mode driver 162 a virtual address of the surface in the frame buffer 171 of the integral graphics processing unit 170. The kernel mode wrapper driver 160 determines a physical address from the virtual address of the surface. The kernel mode wrapper driver stores the physical address for use in transporting rendered data from the discrete graphics processing unit to the frame buffer 171 of the integral graphics processing unit 170 attached to the primary display 180. For example, the kernel mode wrapper driver, impersonating the operating system, may make a sequence of calls including: GetStandardAllocationDriverData to get the allocation bits to pass to the following calls, CreateAllocation to create an allocation, OpenAllocation to open it (specifying an offset into the heap, 0), AcquireSwizzlingRange to request a CPU mapping to the allocation, CommitVidPn to assign the allocation to scanout, SetVidPnSourceAddress to point the digital-to-analog converter (DAC) to the allocated surface, and SetVidPnSourceVisibility to turn on the primary display. The sequence of calls works because the operating system is not handling the integral graphics processing unit 170 attached to the primary display 180 at the time.


Thereafter, when the application 110 makes graphics request to the user mode level runtime API (e.g., DirectX API d3d9.dll) 120 of the operating system, the runtime 120 sends graphics requests to the DDI 130 which configures command buffers. The DDI calls to the operating system kernel mode driver (e.g., DirectX driver dxgkrnl.sys) 150, through the runtime API 120, to schedule the graphics request. The operating system kernel mode driver 150 then calls to the device kernel mode driver agent 160. The device kernel mode driver agent 160 determines a context of one or more calls after the transition call. The wrapper driver redirects the calls to the device specific kernel mode driver 162 of the integral graphics processing unit 170 attached to the primary display 180 and/or the device specific kernel mode driver 164 of the discrete graphics processing unit 175 based upon the context of the given call.


When a call to display a surface rendered by the discrete graphics processing unit 175 is received, the device kernel mode driver agent 160 inserts a call to the kernel mode driver 164 of the discrete graphics processing unit 175 to copy the rendered image to the physical address of the frame buffer 171 of the integral graphics processing unit 170. In one implementation, the rendered image is copied from a scanout of the discrete graphics processing unit 175 to the surface in the frame buffer 171 of the integral graphics processing unit 170. For example, a physical PCIe address can be deduced from the virtual address obtained from the AcquireSwizzlingRange call, and used for the discrete graphics processing unit 175 to emit direct memory access (DMA) blits into the specified range. The device kernel mode driver agent 160 also inserts a call to the kernel mode driver 162 of the integral graphics processing unit 170 to present the rendered image from the frame buffer on the display 180. The rendered image may be presented from the frame buffer by a digital-to-analog converter of integral graphics processing unit 170.


In one implementation, the scanout buffer of the discrete graphics processing unit 175 and/or the frame buffer for the integral graphics processing unit 170 may be double buffered. In one implementation, the rendered image is copied through a Peripheral Component Interconnect Express (PCIe) bus coupling the discrete graphics processing unit 175 to the integral graphics processing unit 170.


Accordingly, embodiments of the present technology advantageously enable applications to render graphics on the discrete graphics processor 175 and present the rendered graphics on a display 180 attached to the integral graphics processor 170. The integrated graphics processing unit is configured by a device kernel mode driver agent as a dumb buffer. The embodiments advantageously remove the need for multiplexers to transport the rendered images from the scanout of the discrete graphics processing unit to the display device attached to the integrated graphics processing unit.


The foregoing descriptions of specific embodiments of the present technology have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the present technology and its practical application, to thereby enable others skilled in the art to best utilize the present technology and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

Claims
  • 1. One or more non-transitory computing device readable media having computing device executable instructions which when executed perform a method comprising: detecting, by a device kernel mode driver agent, a transition from rendering graphics on a first graphics processing unit to a second graphics processing unit;configuring, through the device kernel mode driver agent, the first graphics processing unit to create a frame buffer and to scan out to a display from the frame buffer, in response to detecting the transition, wherein configuring the first graphics processing unit to create the frame buffer includes: redirecting a call to allocate a surface from a kernel mode driver of the second graphics processing unit to a kernel mode driver of the first graphics processing unit;allocating, by the first graphics processing unit, the frame buffer for a surface of a specified resolution in response to the redirected call to allocate the surface;returning, from the first graphics processing unit to the device kernel mode driver anent, a virtual address of the frame buffer;determining, by the device kernel mode driver agent, a physical address of the frame buffer from the virtual address returned from the first graphics processing unit; andstoring, by the device kernel mode driver agent, the physical address of the frame buffer; andblitting an image rendered on the second graphics processing unit to the frame buffer of the first graphics processing unit after detecting the transition.
  • 2. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 1, wherein the transition is initiated by a service or user interface calling a given entry point of a local function in the device kernel mode driver agent.
  • 3. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 1, wherein the device kernel mode driver agent includes the device specific kernel mode driver of the first graphics processing unit and the device specific kernel mode driver of the second graphics processing unit.
  • 4. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 1, wherein the device kernel mode driver agent includes components of the device specific kernel mode driver of the first graphics processing unit and the device specific kernel mode driver of the second graphics processing unit.
  • 5. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 1, wherein blitting the rendered image comprises: receiving, by the device kernel mode driver agent, a call to the device specific kernel mode driver of the second graphics processing unit to display the rendered surface;inserting, by the device kernel mode driver agent, a call to the device specific kernel mode driver of the second graphics processing unit to copy the rendered image to the physical address of the frame buffer of the first graphics processing unit; andinserting, by the device kernel mode driver agent, a call to the device specific kernel mode driver of the first graphics processing unit to present the rendered image from the frame buffer, by a digital-to-analog converter of first graphics processing unit, on the display.
  • 6. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 5, wherein copying the rendered image to the physical address of the frame buffer of the first graphics processing unit comprises a direct memory access (DMA).
  • 7. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 1, wherein the first graphics processing unit comprises an integrated graphics processing unit.
  • 8. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 1, wherein the second graphics processing unit comprises a discrete graphics processing unit.
  • 9. The one or more non-transitory computing device readable media having computing device executable instructions which when executed perform the method of claim 1, wherein the device kernel mode driver agent comprises a wrapper driver.
  • 10. A method comprising: loading a kernel mode wrapper driver that includes a kernel mode device driver for a first graphics processing unit attached to a primary display and a kernel mode device driver for a second graphics processing unit on an unattached adapter;receiving, by the kernel mode wrapper driver, a call from a service or user interface to transition from rendering graphics on the first graphics processing unit to the second graphics processing unit;outputting, by the kernel mode wrapper driver, a call to create a surface in a frame buffer for the first graphics processing unit in response to the received call to transition from rendering graphics on the first graphics processing unit to the second graphics processing unit;receiving, by the kernel mode wrapper driver, a virtual address of the surface in the frame buffer for the first graphics processing unit in response to the call to create the surface;determining, by the kernel mode wrapper driver, a physical address of the surface from the virtual address of the surface;storing, by the kernel mode wrapper driver, the physical address of the surface;determining, by the kernel mode wrapper driver, a context of one or more calls after the transition call;receiving, by the kernel mode wrapper driver, one or more calls having a rendering context after the transition call;directing, by the kernel mode wrapper driver, the one or more calls having the rendering context to the kernel mode driver of the second graphics processing unit after the transition call;receiving, by the kernel mode wrapper driver, one or more calls having a display context after the transition call; andredirecting, by the kernel mode wrapper driver, the one or more calls having the display context after the transition call including;receiving, by the kernel mode wrapper driver, a call to present an image rendered on the second graphics processing unit;inserting, by the kernel mode wrapper driver, a call to copy the rendered image to the surface in the frame buffer for the first graphics processing unit at the physical address stored by the kernel mode wrapper driver; andredirecting, by the kernel mode wrapper driver, a call to present the image from the surface in the frame buffer for the first graphics processing in response to the call to present the image rendered on the second graphics processing unit.
  • 11. The method according to claim 10, wherein the call to copy the rendered image comprises a direct memory access to the physical address.
  • 12. The method according to claim 10, wherein the rendered image is copied from a scanout of the second graphics processing unit to the surface in the frame buffer for the first graphics processing unit at the physical address.
  • 13. The method according to claim 10, wherein the frame buffer is shared with the first and second graphics processing unit.
  • 14. The method according to claim 10, wherein the rendered image is copied through a Peripheral Component Interconnect Express (PCIe) bus coupling the second graphics processing unit to the first graphics processing unit.
  • 15. The method according to claim 10, wherein the frame buffer is shared with the first and second graphics processing unit and is mapped to a Peripheral Component Interconnect Express (PCIe) bus coupling the second graphics processing unit to the first graphics processing unit.
  • 16. The method according to claim 10, wherein the frame buffer is double buffered.
US Referenced Citations (199)
Number Name Date Kind
4603400 Daniels Jul 1986 A
4955066 Notenboom Sep 1990 A
5016001 Minagawa et al. May 1991 A
5321510 Childers et al. Jun 1994 A
5371847 Hargrove Dec 1994 A
5461679 Normile et al. Oct 1995 A
5517612 Dwin et al. May 1996 A
5572649 Elliott et al. Nov 1996 A
5687334 Davis et al. Nov 1997 A
5712995 Cohn Jan 1998 A
5768164 Hollon, Jr. Jun 1998 A
5781199 Oniki et al. Jul 1998 A
5841435 Dauerer et al. Nov 1998 A
5878264 Ebrahim Mar 1999 A
5900913 Tults May 1999 A
5917502 Kirkland et al. Jun 1999 A
5923307 Hogle, IV Jul 1999 A
5953532 Lochbaum Sep 1999 A
5978042 Vaske et al. Nov 1999 A
6008809 Brooks Dec 1999 A
6018340 Butler et al. Jan 2000 A
6025841 Finkelstein et al. Feb 2000 A
6025853 Baldwin Feb 2000 A
6075531 DeStefano Jun 2000 A
6078339 Meinerth et al. Jun 2000 A
6191758 Lee Feb 2001 B1
6208273 Dye et al. Mar 2001 B1
6226237 Chan et al. May 2001 B1
6259460 Gossett et al. Jul 2001 B1
6337747 Rosenthal Jan 2002 B1
6359624 Kunimatsu Mar 2002 B1
6388671 Yoshizawa et al. May 2002 B1
6407752 Harnett Jun 2002 B1
6473086 Morein et al. Oct 2002 B1
6480198 Kang Nov 2002 B2
6483502 Fujiwara Nov 2002 B2
6483515 Hanko Nov 2002 B1
6498721 Kim Dec 2002 B1
6557065 Peleg et al. Apr 2003 B1
6600500 Yamamoto Jul 2003 B1
6628243 Lyons et al. Sep 2003 B1
6628309 Dodson et al. Sep 2003 B1
6630943 Nason et al. Oct 2003 B1
6654826 Cho et al. Nov 2003 B1
6657632 Emmot et al. Dec 2003 B2
6724403 Santoro et al. Apr 2004 B1
6753878 Heirich et al. Jun 2004 B1
6774912 Ahmed et al. Aug 2004 B1
6784855 Matthews et al. Aug 2004 B2
6816977 Brakmo et al. Nov 2004 B2
6832269 Huang et al. Dec 2004 B2
6832355 Duperrouzel et al. Dec 2004 B1
6871348 Cooper Mar 2005 B1
6956542 Okuley et al. Oct 2005 B2
7007070 Hickman Feb 2006 B1
7010755 Anderson et al. Mar 2006 B2
7030837 Vong et al. Apr 2006 B1
7034776 Love Apr 2006 B1
7036089 Bauer Apr 2006 B2
7103850 Engstrom et al. Sep 2006 B1
7124360 Drenttel et al. Oct 2006 B1
7127745 Herse et al. Oct 2006 B1
7129909 Dong et al. Oct 2006 B1
7149982 Duperrouzel et al. Dec 2006 B1
7212174 Johnston et al. May 2007 B2
7269797 Bertocci et al. Sep 2007 B1
7359998 Chan et al. Apr 2008 B2
7486279 Wong et al. Feb 2009 B2
7509444 Chiu et al. Mar 2009 B2
7546546 Lewis-Bowen et al. Jun 2009 B2
7552391 Evans et al. Jun 2009 B2
7558884 Fuller et al. Jul 2009 B2
7590713 Brockway et al. Sep 2009 B2
7612783 Koduri et al. Nov 2009 B2
7783985 Indiran et al. Aug 2010 B2
8176155 Yang et al. May 2012 B2
8190707 Trivedi et al. May 2012 B2
8736617 Lew et al. May 2014 B2
20010028366 Ohki et al. Oct 2001 A1
20020054141 Yen et al. May 2002 A1
20020057295 Panasyuk et al. May 2002 A1
20020087225 Howard Jul 2002 A1
20020128288 Kyle et al. Sep 2002 A1
20020129288 Loh et al. Sep 2002 A1
20020140627 Ohki et al. Oct 2002 A1
20020163513 Tsuji Nov 2002 A1
20020175933 Ronkainen et al. Nov 2002 A1
20020182980 Van Rompay Dec 2002 A1
20020186257 Cadiz et al. Dec 2002 A1
20020196279 Bloomfield et al. Dec 2002 A1
20030016205 Kawabata et al. Jan 2003 A1
20030025689 Kim Feb 2003 A1
20030041206 Dickie Feb 2003 A1
20030065934 Angelo et al. Apr 2003 A1
20030088800 Cai May 2003 A1
20030090508 Keohane et al. May 2003 A1
20030105812 Flowers, Jr. et al. Jun 2003 A1
20030126335 Silvester Jul 2003 A1
20030160816 Zoller et al. Aug 2003 A1
20030177172 Duursma et al. Sep 2003 A1
20030179240 Gest Sep 2003 A1
20030179244 Erlingsson Sep 2003 A1
20030188144 Du et al. Oct 2003 A1
20030189597 Anderson et al. Oct 2003 A1
20030195950 Huang et al. Oct 2003 A1
20030197739 Bauer Oct 2003 A1
20030200435 England et al. Oct 2003 A1
20030208529 Pendyala et al. Nov 2003 A1
20030222876 Giemborek et al. Dec 2003 A1
20030222915 Marion et al. Dec 2003 A1
20030225872 Bartek et al. Dec 2003 A1
20030229900 Reisman Dec 2003 A1
20040001069 Snyder et al. Jan 2004 A1
20040019724 Singleton, Jr. et al. Jan 2004 A1
20040027315 Senda et al. Feb 2004 A1
20040066414 Czerwinski et al. Apr 2004 A1
20040070608 Saka Apr 2004 A1
20040080482 Magendanz et al. Apr 2004 A1
20040085328 Maruyama et al. May 2004 A1
20040095382 Fisher et al. May 2004 A1
20040145605 Basu et al. Jul 2004 A1
20040153493 Slavin et al. Aug 2004 A1
20040184523 Dawson et al. Sep 2004 A1
20040222978 Bear et al. Nov 2004 A1
20040224638 Fadell et al. Nov 2004 A1
20040225901 Bear et al. Nov 2004 A1
20040225907 Jain et al. Nov 2004 A1
20040235532 Matthews et al. Nov 2004 A1
20040260565 Zimniewicz et al. Dec 2004 A1
20040268004 Oakley Dec 2004 A1
20050025071 Miyake et al. Feb 2005 A1
20050059346 Gupta et al. Mar 2005 A1
20050064911 Chen et al. Mar 2005 A1
20050066209 Kee et al. Mar 2005 A1
20050073515 Kee et al. Apr 2005 A1
20050076088 Kee et al. Apr 2005 A1
20050076256 Fleck et al. Apr 2005 A1
20050091610 Frei et al. Apr 2005 A1
20050097506 Heumesser May 2005 A1
20050125739 Thompson et al. Jun 2005 A1
20050132299 Jones et al. Jun 2005 A1
20050140566 Kim et al. Jun 2005 A1
20050168472 Gosalia et al. Aug 2005 A1
20050182980 Sutardja Aug 2005 A1
20050240538 Ranganathan Oct 2005 A1
20050240873 Czerwinski et al. Oct 2005 A1
20050262302 Fuller et al. Nov 2005 A1
20050268246 Keohane et al. Dec 2005 A1
20060001595 Aoki Jan 2006 A1
20060007051 Bear et al. Jan 2006 A1
20060085760 Anderson et al. Apr 2006 A1
20060095617 Hung May 2006 A1
20060119537 Vong et al. Jun 2006 A1
20060119538 Vong et al. Jun 2006 A1
20060119602 Fisher et al. Jun 2006 A1
20060125784 Jang et al. Jun 2006 A1
20060129855 Rhoten et al. Jun 2006 A1
20060130075 Rhoten et al. Jun 2006 A1
20060142878 Banik et al. Jun 2006 A1
20060150230 Chung et al. Jul 2006 A1
20060164324 Polivy et al. Jul 2006 A1
20060232494 Lund et al. Oct 2006 A1
20060250320 Fuller et al. Nov 2006 A1
20060267857 Zhang et al. Nov 2006 A1
20060267987 Litchmanov Nov 2006 A1
20060267992 Kelley et al. Nov 2006 A1
20060282604 Temkine et al. Dec 2006 A1
20060282855 Margulis Dec 2006 A1
20070046562 Polivy et al. Mar 2007 A1
20070050727 Lewis-Bowen et al. Mar 2007 A1
20070052615 Van Dongen et al. Mar 2007 A1
20070067655 Shuster Mar 2007 A1
20070079030 Okuley et al. Apr 2007 A1
20070083785 Sutardja Apr 2007 A1
20070103383 Sposato et al. May 2007 A1
20070195007 Bear et al. Aug 2007 A1
20070195099 Diard et al. Aug 2007 A1
20070273699 Sasaki et al. Nov 2007 A1
20080034318 Louch et al. Feb 2008 A1
20080130543 Singh et al. Jun 2008 A1
20080155478 Stross Jun 2008 A1
20080172626 Wu Jul 2008 A1
20080297433 Heller et al. Dec 2008 A1
20080303846 Brichter et al. Dec 2008 A1
20080320321 Sutardja Dec 2008 A1
20090021450 Heller et al. Jan 2009 A1
20090031329 Kim Jan 2009 A1
20090059496 Lee Mar 2009 A1
20090160865 Grossman Jun 2009 A1
20090167785 Wong Jul 2009 A1
20090172450 Wong et al. Jul 2009 A1
20090172707 Huang et al. Jul 2009 A1
20090193243 Ely Jul 2009 A1
20100010653 Bear et al. Jan 2010 A1
20100033433 Utz et al. Feb 2010 A1
20100033916 Douglas et al. Feb 2010 A1
20100169666 Dewan et al. Jul 2010 A1
20100207957 Taneja et al. Aug 2010 A1
20110219313 Mazzaferri Sep 2011 A1
Foreign Referenced Citations (1)
Number Date Country
2005026918 Mar 2005 WO
Non-Patent Literature Citations (16)
Entry
“Epson; EMP Monitor V4, 10 Operation Guide”, by Seiko Epson Corp., 2006 http://support.epsonsu/products/manuals/100396/Manual/EMPMonitor.pdf.
“Virtual Network Computing, http://en.wikipedia.org/wikiVnc”, Downloaded Circa: Dec. 18, 2008, pp. 1-4.
Andrew Fuller; “Auxiliary Display Platform in Longhorn”; Microsoft Corporation; The Microsoft Hardware Engineering Conference Apr. 25-27, 2005; slides 1-29.
McFedries, ebook, titled “Complete Idiot's Guide to Windows XP”, published Oct. 3, 2001, pp. 1-7.
PCWorld.com, “Microsoft Pitches Display for Laptop Lids” dated Feb. 10, 2005, pp. 1-2, downloaded from the Internet on Mar. 8, 2006 from http://www.pcworld.com/resources/article/aid/119644.asp.
Vulcan, Inc., “Product Features: Size and performance”, p. 1; downloaded from the internet on Sep. 20, 2005 from http://www.flipstartpc.com/aboutproduct—features—sizeandpower.asp.
Vulcan, Inc., “Product Features:LID Module”, p. 1, downloaded from the Internet on Sep. 19, 2005 from http://www.flipstartpc.com/aboutproduct—features—lidmodule.asp.
Vulcan, Inc., “Software FAQ”, p. 1, downloaded from the internet on Sep. 20, 2005 from http://www.flipstartpc.com/faq—software.asp.
“System Management Bus (SMBus) Specification,” Version 2.0, Aug. 3, 2000; pp. 1-59.
Handtops.com, “FlipStart PC in Detail” pp. 1-4, downloaded from the internet o Sep. 20, 2005 from http://www.handtops.com/show/news/5.
Microsoft Corporation, “Microsoft Windows Hardware Showcase”, dated Apr. 28, 2005; pp. 1-5; downloaded from the internet on Sep. 15, 2005, from http://www.microsoft.com/whdc/winhec/hwshowcase05.mspx.
Paul Thurrot's SuperSite for Windows, “WinHEC 2004 Longhom Prototypes Gallery”, dated May 10, 2004, pp. 1-4, downloaded from the internet on Sep. 15, 2005 from http://www.sinwupersite.com/showcase. loghom—winhc—proto.asp.
Vulcan, Inc., “Product Features:LID Module”, p. 1, downloaded from the Internet on Sep. 19, 2005 from http://www.flipstartpc.com/aboutproductfeatures—lidmodule—asp.
“Usage: NVIDIA GeForce 6800—PCIe x16”, Dell, archived Jan. 15, 2006 by archive.org, Downloaded Jun. 29, 2011, http://web.archive.org/web/20060115050119/http://support.dell.com/support/edocs/video/P82192/en/usage.htm.
“Graphics: Intel® 82852/82855 Graphics Controller Family”, Intel, Archived Nov. 2, 2006 by archive.org, Downloaded Jun. 30, 2011, http://web.archive.org/web/20061103045644/http://www.intel.com/support/graphics/intel852gm/sb/CS-009064.htm?.
“The Java Tutorial: How to Use Combo Boxes”, Archived Mar. 5, 2006 by archive.org, Downloaded Jun. 30, 2011, http://web.archive.org/web/20050305000852/http://www-mips.unice.fr/Doc/Java/Tutorial/uiswing/components/combobox.html.
Related Publications (1)
Number Date Country
20110157189 A1 Jun 2011 US