The disclosure relates in general to electric motors and more particularly to control of phase voltages in electric motors.
There are many types of electric motors. Some motors are driven by an alternating current (AC) source and are thus known as AC motors. The AC source supplies current to a stationary stator consisting of one or more coils of wire to produce a rotating magnetic field, which interacts with the magnetic field of a rotor and causes the rotor to move. The magnetic field of the rotor may be produced by permanent magnets (such as with a permanent magnet synchronous machines or brushless direct current motors), electrical windings (such as with induction motors), or through magnetic reluctance (such as with switched or synchronous reluctance motors). The rotor is most commonly a cylinder placed inside a ring-shaped stator but may be a disk (such as in an axial flux motor) or itself a ring which surrounds a cylindrical stator (such as so-called “outrunner” brushless motors). The term “motor” is used in this document to refer to any electric AC motor.
Although technically a stator needs only a single coil to create a rotating magnetic field, and thus spin a rotor, stators usually include many coils, often wound inside slots around steel teeth to increase magnetic permeability. Alternatively, some motors have slotless designs without teeth, though they still have windings with coils. The coils in a motor are divided into groups to form coupled electromagnetic phases. A phase of a stator includes a group of coils that are electrically coupled so that they share the same voltage. Though the most common number of phases is three, higher-power motors sometimes have five or more phases, and one- and two-phase motors are available. The only upper limit to the number of phases is the number of coils and the number of available voltage sources to supply each phase. The stator phase windings are usually connected to a voltage source through a single wire, called a “phase lead,” so that, for example, a three-phase motor will have three leads.
Applying a constant voltage to a phase lead of an AC motor will not make it spin much, if at all. The phase voltages must be modulated to produce electromotive torque in a direction tangential to the rotor's axis of rotation. In “synchronous” motors, the voltages are synchronized based on the position of the rotor in a process called “commutation.” To commutate a synchronous motor, information about the angular position of the rotor is required. Rotor position usually is determined using either hall-effect sensors or a position sensor such as a digital encoder. In more cost sensitive applications, rotor position may be estimated by sensing a voltage due to back-electro-motive force (back-EMF), sometimes called “sensorless” motor control. Regardless, commutation requires rotor position information of some form.
A motor spins due to the interaction of the electromagnetic field of the rotor and the field created by current flowing through the stator windings. The current that flows through the windings is primarily a function of the voltage difference between the phase leads and is not affected by the voltage of each lead relative to ground. For example, if a two-phase motor has a voltage of 50 V relative to ground applied to one phase and 40 V relative to ground applied to another phase, then the same magnetic field will be generated as if the motor has a voltage of 10 V relative to ground applied to one phase and the other at 0 V relative to ground. In the first example, the average phase voltage is 45 V relative to ground, while in the second example, the average phase voltage is 5 V relative to ground. The difference between the two examples is invisible to the motor. The average voltage of the phases is often referred to as the common mode of the voltages or sometimes the “neutral voltage” or “zero-sequence voltage.”
Typically, the voltage of each phase is generated by a “leg” of a voltage-source inverter (VSI) circuit. A typical VSI receives as input a DC bus voltage, a ground, and an indication of a desired duty cycle selected from 0 to 100 percent, and produces as output, a voltage having a value between the bus voltage and ground when averaged over a long enough time period. Most commonly, this output voltage is achieved via sinusoidal pulse-width modulation, although space-vector modulation is also common. The result of both modulation techniques is the same—the voltage applied to the phase of a motor is, when averaged over a given time period (the inverse of the modulation frequency), equal to some desired voltage between the bus voltage and ground. The VSI legs are usually grouped together on a circuit board, or sometimes even inside the same integrated circuit. Thus, a VSI ordinarily provides multiple modulated voltages to the multiple phases of a motor, and each individual voltage is generated by a leg of the VSI. Thus, for example, a typical 3-legged VSI can generate 3 individual modulated voltages with values between the bus voltage and ground.
Generally, each phase of a motor is coupled to a separate leg of a VSI, such that a three-phase motor would typically be driven by a 3-legged VSI. For most applications, both the size and the cost of the VSI are far smaller than those of the motor, and there is little motivation to reduce the physical sized of a VSI. However, in some motor applications, such as miniaturized robotics that contain a plurality of motors, physical size of a VSI can be an important design factor. Dujic et al., “A General PWM Method for a (2n+1)-Leg Inverter Supplying n Three-Phase Machines”, IEEE Transactions on Industrial Electronics, Vol. 56, No. 10, October 2009, disclose one approach to reducing size of a VSI circuit by electrically coupling a single VSI leg to share a modulated voltage with a phase of each of multiple motors. However, this approach is limited to sharing one common VSI leg with each of the multiple motors and imposes practical constraints. Unfortunately, when a single common VSI leg is shared among N motors, constraints imposed upon the shared VSI leg (in particular, the maximum velocity the motors can achieve) scale by roughly 1/N in the worst case. This is due to the cumulative effects of back-EMF from all motors appearing in a single VSI leg. For example, suppose an application using 5 motors supplied with 15 VSI legs (without VSI leg sharing) has a maximum speed of 100 RPM for each motor due to the voltage limits of the VSI. If all 5 motors are rewired to share a common VSI leg, each of the motors will have a maximum speed of 20 RPM in the worst case.
In accordance with examples in the present disclosure, a system is provided that includes a first motor, a second motor, and a third motor, each respective motor comprising three phases. The system includes a voltage source inverter circuit includes multiple respective inverter legs. Each inverter leg is coupled to drive at least one phase of at least one of the motors. A first shared inverter leg is coupled to drive a first phase of the first motor and drive third phase of the second motor. A second shared inverter leg is coupled to drive a third phase of the second motor and a first phase of the third motor.
In accordance with examples in the present disclosure, a system is provided that includes a first motor, a second motor, and a third motor, each motor comprising three phases. The system includes a voltage source inverter circuit comprising multiple inverter legs. A commutation control circuit includes a first voltage transformation block to transform first, second and third sets of space vector voltage signals, corresponding to the first, second, and third motors, to multiple phase voltage signals that include a first shared phase signal and a second shared phase signal. A duty cycle block is configured to modulate the first and second shared phase voltage signals and add a common mode voltage value to the first and second shared phase voltage signals to produce corresponding first and second input control signals. A first inverter leg of the voltage source inverter circuit is coupled to impart a first shared excitation signal to a first phase of the first motor and a third phase of the second motor, in response to the first input control signal. A second inverter leg of the voltage source inverter circuit is coupled to impart a second shared excitation signal to a third phase of the second motor and the first phase of the third motor, in response to the second input control signal.
In accordance with examples in the present disclosure, a method is provided comprising: imparting a first shared excitation signal to drive a first phase of a first electric motor and drive third phase of the second electric motor; and imparting a second shared excitation signal to drive a third phase of the second motor and a first phase of the third motor.
In accordance with examples in the present disclosure, a surgical system is provided that includes a manipulator comprising a first link and includes an instrument carriage coupled to the first link. The instrument carriage is configured for detachably mounting an instrument to the instrument carriage. The instrument carriage comprises a motor housing, multiple drive motors, each of the drive motors having at least three phases, each of the drive motors being coupled to the motor housing. The instrument carriage comprises multiple output drive couplings, each of the output drive couplings being operably coupled with a corresponding one of the drive motors, each of the output drive couplings being configured to drivingly couple with a corresponding input drive coupling of the instrument. The instrument carriage comprises a voltage source inverter circuit comprising multiple inverter legs. The voltage source inverter circuit is coupled to the motor housing, and each respective inverter leg coupled to drive at least one phase of at least one of the respective motors. An inverter leg of the multiple inverter legs is coupled to drive a common one of the three phases of each of two of the motors. A different inverter leg of the multiple inverter legs is coupled to drive a different common one of the three phase of each of two of the motors.
The examples in this disclosure provide for a compact VSI circuit without the limiting constraints of Dujic.
In the drawings, which are not necessarily drawn to scale, like numerals may describe similar components in different views. Like numerals having different letter suffixes may represent different instances of similar components. The drawings illustrate generally, by way of example, but not by way of limitation, various embodiments discussed in this document.
In an example VSI circuit 102, each leg includes first and second power electronic switches, 108, 110, respectively. A first switch 108 in each leg is coupled as a voltage pull-up switch and a second switch 110 in each leg is coupled as a voltage pull-down switch. In an example VSI circuit 102, the power switches 108, 110 of the legs 1061, 1062, 1063 include metal-oxide semiconductor field effect transistors (MOSFETs). In alternative example VSIs, the power switches 108, 110 can be insulated gate bipolar transistors (IGBTs). MOSFETs are usually used for high frequency applications with lower voltage requirements, while IGBTs tend to be used for lower frequency, higher power applications. In another example VSI circuit (not shown), the power switches can be gallium-nitride (GaN) FETs. In yet another example VSI circuit (not shown), the power switches can be silicon-carbide (SiC) FETs.
An example motor 104 includes first, second, and third phases 1121, 1122, 1123, respectively. Each phase includes one or more windings. A first phase 1121 includes a first winding resistance Ra, a first winding inductance La, and a first back-EMF ea coupled in series between a first leg voltage v1 at a first center tap node na of the first leg 1061 and a neutral voltage vN at node nM of the motor. It will be understood that the back-emf represents the entire voltage across the motor's circuit elements (R,L,BEMF). The neutral voltage is the average of the phase voltages, in this case v1, v2, and v3. A first excitation current ia is provided to the first phase 1121. A second phase 1122 includes a second winding resistance Rb, a second winding inductance Lb, and a second back-EMF eb coupled in series between second leg voltage v2 at a second center tap node nb of the leg 1062 and the neutral voltage vN at node nM of the motor. A second excitation current ib is provided to the second phase 1122. A third phase 1123 includes a third winding resistance Rc, a third winding inductance Lc, and a third back-EMF ec coupled in series between third leg voltages v3 at a third center tap node nc of the third 1063 and the voltage vN node at nM of the motor. A third excitation current iC is provided to the third phase 1122.
Block 402 performs the well-known Inverse Park transformation to transform quantities from a two-axis rotating coordinate system attached to the rotor to space vector voltages (sometimes referred to as “alpha-beta voltages”) in a two-axis stationary coordinate system attached to the stator. A sensing element 403 senses the rotor's instantaneous angular position. Block 402 receives the rotor's current angular position (θ) and a desired D-Q signal voltage vector signal having direct axis component (D) and a quadrature axis component (Q), which are aligned with the rotor such that the direct axis component (D) points along one of the rotor's north poles and the quadrature axis component (Q) points 90 degrees away from the direct component axis. In this case, torque produced by the motor is directly proportional to current in the quadrature axis component (Q). The Inverse Park transform operation translates the direct and quadrature component voltage values in the rotating two-axis D-Q coordinate system based upon the current angular position (θ) of the rotor, to space vector voltages in a stationary two-axis space vector coordinate system α, β of the motor's stationary stator in which an alpha (α) or first component aligns with a selected phase in the motor circuit 104.
Block 404 performs the well-known Inverse Clarke transformation to transform the stationary space vector α, β signal values to phase signal values vr1, vr2, vr3. The well-known Inverse Clarke Transform can transform quantities from a stationary two-axis coordinate system to a stationary three-axis coordinate system, referenced to the stator. In particular, block 404 receives the stationary space vector voltages α, β in a stationary two-axis space vector coordinate system and transforms them to a stationary three-axis phase voltage signals vr1, vr2, vr3 attached to the stator. The Inverse Clarke transformation is a fixed linear mapping that does not require knowledge of the rotor position, only the electrical spacing of the phases. In an N-phase motor, the phases are always spaced 360/N degrees apart, so that they are 120° apart in a three-phase motor. The amplitude-invariant, three-phase Clarke transform is given by the formulation,
and its inverse is given by its right-hand, Moore-Penrose pseudoinverse formulation,
so that,
During the Inverse Clarke Transformation operation 404, the two elements of the space vector voltage are multiplied by Kc† to produce the phase voltages.
Block 406 modulates the phase voltages based upon a duty cycle and adds a common mode voltage to the scaled voltage and produce PWM input control signals to the VSI circuit 102. Adding the common mode voltage ensures that positive pulse width modulation control signals are provided to control terminals s1-s6 of the VSI legs 1061, 1062, 1063. It will be appreciated that the phase voltages produced by operation 404 will include negative values, which cannot be generated by the VSI, as the VSI can generate only voltages between ground and the bus voltage, Vdc. The addition of the common mode voltage to the phase voltages increases all phase voltages so that no phase voltage is negative.
The VSI circuit 102 generates pulse width modulated (PWM) excitation signals based upon the pulse width modulation input control values produced during operation 406, which approximate the excitation voltages of
If we group the voltage vectors as,
then we have,
The inventor set a goal to explicitly state a dependence of vabc on v123. The above system has two equations with three unknowns, so the solution will have a one-dimensional null space. The solution can be found via,
where † is the psuedoinverse, and P has the solution
This is a rank-2 orthogonal projection, and the null space is the common mode. The inventor realized any scalar voltage vz can be added to the elements of v123 and it will have no impact on vabc.
This observation indicates that dependence of vabc on v123 can be represented in a manner such that an arbitrary value can be used for a common mode.
The scalar vz is often referred to the “zero sequence” in the literature and determines the voltage at the node n in the example motor of
Still referring to
Letting
we have from a similar application of KVL,
or, more compactly,
where ⊗ is the Kronecker product. This results in a projection,
which is a block-diagonal repetition of our previous value for P and will have a two-dimensional null space, one for each common mode of the phase voltages, so that there are now two zero-sequence voltages:
Referring to the above algebraic framework, the inventor had the insight that a two-dimensional null space is not necessary if its primary purpose is to make the voltages vn realizable by the VSI. Instead, the inventor surmised that a one-dimensional null space could suffice. The inventor further surmised that there is a mapping solution in which N voltage sources (e.g., VSI legs) are mapped to n motors so that N<3n in which case we would have,
and vz could be chosen to make all generated voltages nonnegative while achieving the desired vn. As explained more fully below, the inventor determined that this result was indeed possible.
Still referring to
The system 700 includes a total of N=5 VSI legs.
The relationship between VSI leg voltages and phase voltages is given by,
which may be expressed as
where
It is noted that the block diagonal structure is now lost on the vN side but retained on the vn side. The projection method developed above still applies for finding the dependence of vn on vN. We then have
This is essentially our original P2 but block-permuted so that it has been squeezed in by a column. This matrix will have a 1-dimensional null space—again the common mode—which we can use to ensure the voltages needed from the VSI stay positive:
The inventor realized that the above strategy to determine dependence of vn on vN with a one-dimensional null space generalizes to n motors, so long as they are arranged in a ladder configuration.
Given the voltage vectors
The voltage of the motor phases are related to the voltage of the VSI legs via
where
which will have a null space basis of 12n+1×1 (i.e. the common mode does not affect the motor phases). The matrix Zn itself turns out to have a very basic structure:
It is noted that this ladder topology of connecting phases is significantly different than the one proposed by Dujic et. al., in which all motors share a single common phase. The shared-common-phase results in a mapping that is different than Zn, and which also has a significantly higher 2-norm, suggesting it is more sensitive to errors in vN. Thus, the ladder topology will be more robust to commutation errors when compared to the single-shared-leg topology.
It will be appreciated that we cannot achieve an arbitrary vN as we can with the 3n-leg inverter. In fact, it is not clear how to use Zn to achieve a desired phase voltage, since rank(ZN)=2n, which is not full rank in either dimension. In this case, ZN does not have a valid left pseudoinverse, and we cannot solve for vN. However, many of the voltages achievable result in no meaningful torque on the motor. For traditional VSIs, this is solved by employing the Clarke transform, which reduces 3D phase voltages to 2D αβ (space vector) frame.
and reducing the dimension of the voltages and currents to the space-vector dimensions α and β:
If we define 2n-dimensional αβ space as
then
where
To be clear, Kc-bar and Sn are the same thing. They are labeled in this manner herein to help persons familiar with field-oriented motor control understand what actually happens.
The new transform Sn is the Clarke transform repeated in a kind of “squished” block diagonal structure. The new transform Sn has full row rank and thus a left inverse that may be found from a pseudoinverse. The pseudoinverse can be computed offline.
Given n αβ motor voltages, we can determine leg voltages from
where vz is a free common-mode voltage used to keep vN within constraints of VSI legs.
Blocks 9021-902n perform respective Inverse Park transforms for respective ones of the n motors 1041-104n to translate respective direct (D) and respective quadrature (Q) component voltage signals in the respective motors' rotating two-axis D-Q coordinate systems based upon respective angular rotor positions, to respective space vector voltage signals α, β in respective stationary two-axis space vector coordinate systems in the respective motors' stationary stators. Sensing elements 9031-903n sense the respective rotor's instantaneous angular positions.
Block 904 performs an Inverse Composite Clarke transform function to transform the stationary space vector voltages α, β determined for all n motors to phase voltages vr1, vr2, vr3, . . . vrN where N=2n+1, to be used to produce inputs to respective control terminals of VSI legs. The Inverse Composite Clarke transform function is derived based upon the topology of the coupling between VSI legs and motor phases. More particularly, an example Inverse Composite Clarke transform function can be derived by determining a mapping of shared phases into individual space vector frames as described above. For a ladder topology, the composite Clarke transform function ends up like a block-matrix
The right-hand, Moore-Penrose pseudoinverse of
While for three motors the Inverse Composite Clarke transform function is
For five motors the Inverse Composite Clarke transform function is
In operation, mapping is achieved by multiplying the 2×n space-vector voltage signals α, β by the Inverse Composite Clarke transform function to determine phase voltage signals vr1, vr2, vr3, . . . vrN. More particularly, the composite Clarke transform function configures the commutation control circuitry to map space vector voltage signals to a combination of phase voltage signals that includes shared phase voltage signals and exclusive phase voltage signals.
Block 906 modulates the phase voltage values based upon a duty cycle associated with a pulse width modulation format and adds a common mode voltage value to the phase voltages to produce pulse width modulation input control values for input to the VSI legs. Adding the common mode voltage ensures that positive pulse width modulation control signals are provided to control terminals of the VSI circuit 802. It is noted that a single common mode voltage is applied for all of the n motors. Similar to the explanation above with reference to
The VSI circuit 802 generates pulse width modulated (PWM) excitation signals in response to the pulse width modulation input control values produced by block 906 to generate excitation voltages in each of the n motors that approximate the excitation voltages of
A non-limiting example known dynamic model of a PMSM is as follows.
Usually model PMSM in dq frame, where d axis aligns with north pole of rotor.
where Kp is Park transform
dq frame dynamics are
Performance is relevant in joint-space speed and torque. Joint space parameters are gear ratio GR, torque constant kt, pole pairs NP. Substitute to find vdq as a function of joint speed w, joint torque τ and direct current id.
Phase voltages can be found via inverse Clarke/Park transforms
A non-limiting example dynamic model of n PMSMs in the new ladder topology is as follows.
The N Leg voltages of n PSMSs are determined via
where vz is common mode of all legs.
In alternative embodiments, the computer system 1000 operates as a standalone device or may be communicatively coupled (e.g., networked) to other machines. In a networked deployment, the computer system 1000 may operate in the capacity of a server machine or a client machine in a server-client network environment, or as a peer machine in a distributed (e.g., peer-to-peer) network environment. The computer system 1000 includes a processor 1002 (e.g., one or more central processing units (CPUs), one or more graphics processing units (GPUs), one or more digital signal processors (DSPs), one or more application specific integrated circuits (ASICs), one or more radio-frequency integrated circuits (RFICs), or any suitable combination thereof), a main memory 1004, and a static memory 1006, which are configured to communicate with each other via a bus 1008. The processor 1002 contains solid-state digital microcircuits (e.g., electronic, optical, or both) that are configurable, temporarily or permanently, by some or all of the instructions 1024 such that the processor 1002 is configurable to perform any one or more of the methodologies described herein, in whole or in part. For example, a set of one or more microcircuits of the processor 1002 may be configurable to execute one or more modules (e.g., software modules) described herein. In some example embodiments, the processor 1002 is a multicore CPU (e.g., a dual-core CPU, a quad-core CPU, an 8-core CPU, or a 128-core CPU) within which each of multiple cores behaves as a separate processor that is able to perform any one or more of the methodologies discussed herein, in whole or in part. Although the beneficial effects described herein may be provided by the computer system 1000 with at least the processor 1002, these same beneficial effects may be provided by a different kind of machine that contains no processors (e.g., a purely mechanical system, a purely hydraulic system, or a hybrid mechanical-hydraulic system), if such a processor-less machine is configured to perform one or more of the methodologies described herein.
The computer system 1000 may further include a graphics display 1010 (e.g., a plasma display panel (PDP), a light emitting diode (LED) display, a liquid crystal display (LCD), a projector, a cathode ray tube (CRT), or any other display capable of displaying graphics or video). The computer system 1000 may also include an alphanumeric input device 1012 (e.g., a keyboard or keypad), a pointer input device 1014 (e.g., a mouse, a touchpad, a touchscreen, a trackball, a joystick, a stylus, a motion sensor, an eye tracking device, a data glove, or other pointing instrument), a data storage 1016, an audio generation device 1018 (e.g., a sound card, an amplifier, a speaker, a headphone jack, or any suitable combination thereof), and a network interface device 1020.
The data storage 1016 (e.g., a data storage device) includes the machine-readable medium 1022 (e.g., a tangible and non-transitory machine-readable storage medium) on which are stored the instructions 1024 embodying any one or more of the methodologies or functions described herein. The instructions 1024 may also reside, completely or at least partially, within the main memory 1004, within the static memory 1006, within the processor 1002 (e.g., within the processor's cache memory), or any suitable combination thereof, before or during execution thereof by the computer system 1000. Accordingly, the main memory 1004, the static memory 1006, and the processor 1002 may be considered machine-readable media (e.g., tangible and non-transitory machine-readable media). The instructions 1024 may be transmitted or received over the network 190 via the network interface device 1020. For example, the network interface device 1020 may communicate the instructions 1024 using any one or more transfer protocols (e.g., hypertext transfer protocol (HTTP)).
As used herein, the term “memory” refers to a machine-readable medium able to store data temporarily or permanently and may be taken to include, but not be limited to, random-access memory (RAM), read-only memory (ROM), buffer memory, flash memory, and cache memory. While the machine-readable medium 1022 is shown in an example embodiment to be a single medium, the term “machine-readable medium” should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, or associated caches and servers) able to store instructions. The term “machine-readable medium” shall also be taken to include any medium, or combination of multiple media, that is capable of carrying (e.g., storing or communicating) the instructions 1024 for execution by the computer system 1000, such that the instructions 1024, when executed by one or more processors of the computer system 1000 (e.g., processor 1002), cause the computer system 1000 to perform any one or more of the methodologies described herein, in whole or in part. Accordingly, a “machine-readable medium” refers to a single storage apparatus or device, as well as cloud-based storage systems or storage networks that include multiple storage apparatus or devices. The term “machine-readable medium” shall accordingly be taken to include, but not be limited to, one or more tangible and non-transitory data repositories (e.g., data volumes) in the example form of a solid-state memory chip, an optical disc, a magnetic disc, or any suitable combination thereof. The various operations of example methods described herein may be performed, at least partially, by one or more processors that are temporarily configured (e.g., by software) or permanently configured to perform the relevant operations. Whether temporarily or permanently configured, such processors may constitute processor-implemented modules that operate to perform one or more operations or functions described herein. As used herein, “processor-implemented module” refers to a hardware module in which the hardware includes one or more processors. Accordingly, the operations described herein may be at least partially processor-implemented, hardware-implemented, or both, since a processor is an example of hardware, and at least some operations within any one or more of the methods discussed herein may be performed by one or more processor-implemented modules, hardware-implemented modules, or any suitable combination thereof.
The system 1100 includes a display system 1108 for displaying an image or representation of the surgical site and the medical instrument 1104. The medical instrument 1104 may include a visualization system, which may include a viewing scope assembly that records a concurrent or real-time image of a surgical site and provides the image to the operator O and/or other operators or personnel through one or more displays of the system 1100, such as one or more displays of the display system 1108. The visualization system may be implemented as hardware, firmware, software, or a combination thereof that interact with or are otherwise executed by one or more computer processors that may include the processors of the control system 1110.
The system 1100 includes a control system 1110. An example control system 1110 includes at least one memory (not shown) and at least one computer processor (not shown) for effecting control between the multiple manipulator assemblies 1102, one or more medical instruments 1104, the user control system 1106, and the display system 1108. The control system 1110 also includes programmed instructions (e.g., a non-transitory machine-readable medium storing the instructions) to implement some or all the methods described in accordance with aspects of the present disclosure disclosed herein. Movement of the manipulator assembly 1102 may be controlled by the control system 1110 such that a shaft or intermediate portion of instruments mounted to the manipulator assemblies 1102 are constrained to safe motions through minimally invasive surgical access sites or other apertures. The user control system senses motion imparted by a user to the one or more input devices 1107 and communicates corresponding electronic signals to the control system 1110. The control system 1110 includes a computer processor (not shown) configured according to computer executable instructions to control movement of one or more instruments 1104 (or a tool), in response to signals provided by the control system 1106, in correspondence with user imparted motion of the one or more input devices 1107 sensed using the one or more sensors 1109.
During use, instrument control surface 1227 of input interface 1226 couples to a surgical tool carriage 1175, which includes motors mechanically coupled to output drive couplings (not shown), described in further detail below to impart motor-driven rotational torques to drive input couplings 1232 at the control surface 1227 to control the surgical instrument 1104, as generally described above. Distal portion 1220 of surgical instrument 1104 may include any one of a variety of end effectors, such as the jaws 1228 shown, a needle driver, a cautery device, a cutting tool, an imaging device (e.g., an endoscope or ultrasound probe), or a combined device that includes a combination of two or more various tools and imaging devices. Further, in the illustrated example instrument 1104, end effector jaws 1228 are coupled to the elongate tool shaft 1210 by a wrist joint 1230, which allows the orientation of the jaws to be manipulated with reference to the elongated tool shaft 1224.
An example carriage 1175 includes five output drive couplings 1480a, 1480b, 1480c, 1480d, and 1480e. Each of the output drive couplings 1480 is configured to drivingly couple with a corresponding drive input coupling 1232 of a surgical instrument or tool when the instrument or tool is mounted to the example carriage 1175. Each of the five output drive couplings 1480a-1480e can be independently actuated to actuate a corresponding mechanism of a mounted surgical instrument. For example, one of the output drive couplings 1480 can be used to rotate an example elongated shaft 1210 of the example surgical instrument 1104, one of the output drive couplings 1480 can be used to articulate an example end effector 1228 of the example surgical instrument 1104 around a first axis (e.g., pitch axis), one of the output drive couplings 1480 can be used to articulate an example end effector 1228 around a second axis (e.g., yaw axis) that is perpendicular to the first axis, one of the output drive couplings 1480 can be used to articulate a clamping jaw of the end effector, and one of the output drive couplings 1480 can be used to articulate a stapling and cutting cartridge of an example end effector 1228. While the example carriage 1175 includes five output drive couplings 1480, a carriage can be configured with any suitable number of output drive couplings.
Power switches such as power switches 108, 110 of inverter legs 1061, 1062, 1063 typically are physically relatively large. As a result, in prior example medical systems that included manipulator assemblies and mechanical coupling similar to that shown and described with reference to
Sharing of inverter legs as disclosed herein reduces the number of inverter legs, and therefore, correspondingly reduces the number of power switches, required to drive the motors. The reduction of the number of power switches reduces the physical size of the power inverter circuitry, which makes possible the location of the power circuitry at the carriage 1175 located at the holder link 1152. As a result, there is no need for long wires to communicate power signals from the power switches of the inverter legs to the motors, and power consumption is reduced. Moreover, the medical system can be more easily manufactured and serviced since the power switches and the motors that power are co-located within the system.
Power reduction and physical size reduction of a VSI circuitry block 1404 scale linearly with reduction in the number of inverter legs. An example carriage 1175 includes five motors 1402a, 1402b, 1402c, 1402d, and 1402e and 2n+1=11 inverter legs (n=5). A conventional arrangement of five motors with three inverter legs each includes 15 inverter legs. The power and size reduction achieved using the VSI 1404 shared inverter legs disclosed herein is approximately 26% (15−11/15).
Example 1 can include a system comprising: a first motor, a second motor, and a third motor, each respective motor comprising three phases; and a voltage source inverter circuit comprising multiple respective inverter legs; each respective inverter leg coupled to drive at least one phase of at least one of the respective motors; wherein a first shared inverter leg is coupled to drive a first phase of the first motor and drive third phase of the second motor; and wherein a second shared inverter leg is coupled to drive a third phase of the second motor and a first phase of the third motor.
Example 2 can include the subject matter of Example 1 further including: a fourth motor comprising three phases; wherein a third shared inverter leg is coupled to drive a third phase of the third motor and drive a first phase of the fourth motor.
Example 3 can include the subject matter of Example 2 further including: a fifth motor comprising three phases; wherein a fifth shared inverter leg is coupled to drive a third phase of the fourth motor and drive a first phase of the fifth motor.
Example 4 can include the subject matter of Example 1 wherein a first exclusive inverter leg is coupled to drive a second phase of the first motor; wherein a second exclusive inverter leg is coupled to drive a second phase of the second motor; wherein a third exclusive inverter leg is coupled to drive a second phase of the third motor; and wherein a fourth exclusive inverter leg is coupled to drive a third phase of the third motor.
Example 5 can include the subject matter of Example 2, wherein a first exclusive inverter leg is coupled to drive a second phase of the first motor; wherein a second exclusive inverter leg is coupled to drive a second phase of the second motor; wherein a third exclusive inverter leg is coupled to drive a second phase of the third motor; wherein a fourth exclusive inverter leg is coupled to drive a second phase of the fourth motor; and wherein a fifth exclusive inverter leg is coupled to drive a third phase of the fourth motor.
Example 6 can include the subject matter of Example 3, wherein a first exclusive inverter leg is coupled to drive a second phase of the first motor; wherein a second exclusive inverter leg is coupled to drive a second phase of the second motor; wherein a third exclusive inverter leg is coupled to drive a second phase of the third motor; wherein a fourth exclusive inverter leg is coupled to drive a second phase of the fourth motor; wherein a fifth exclusive inverter leg is coupled to drive a second phase of the fifth motor; and wherein a sixth exclusive inverter leg is coupled to drive a third phase of the fifth motor.
Example 7 can include the subject matter of Example 1, wherein the first, second, and third motors each includes a permanent magnet synchronous motor.
Example 8 can include the subject matter of Example 1, wherein the first, second, and third motors each includes a brushless direct current motor.
Example 9 can include the subject matter of Example 1, wherein the first, second, and third motors each includes an induction motor.
Example 10 can include the subject matter of Example 1, wherein each respective inverter leg includes a respective first switch coupled between a respective output voltage node and a bus voltage and a respective second switch coupled between the respective output voltage node and a ground voltage.
Example 11 can include the subject matter of Example 1, wherein each respective inverter leg includes a respective first transistor switch coupled between a respective output voltage node and a bus voltage and a respective second transistor switch coupled between the respective output voltage node and a ground voltage.
Example 12 can include the subject matter of Example 10, wherein the first phase of the first motor is coupled between a neutral node of the first motor and a respective output node of the first shared leg and the third phase of the second motor is coupled between a neutral node of the second motor and the respective output node of the first shared leg; and wherein the third phase of the second motor is coupled between the neutral node of the second motor and a respective output node of the second shared leg and the first phase of the second motor is coupled between the neutral node of the second motor and the respective output node of the second shared leg.
Example 13 can include the subject matter of Example 12,
Example 14 can include the subject matter of Example 13, wherein a third phase of the third motor is coupled between a neutral node of the third motor and a respective output node of a fourth exclusive leg.
Example 15 can include the subject matter of Example 1, further including: a commutation control circuit including, a first voltage transformation block to transform first, second and third sets of space vector voltage signals, corresponding to the first, second, and third motors, to multiple phase voltage signals that include a first shared phase signal and a second shared phase signal; and a duty cycle block to modulate the first and second shared phase voltage signals and add a common mode voltage value to the first and second shared phase voltage signals to produce corresponding first and second input control signals; wherein the first shared inverter leg imparts a first shared excitation signal to the first phase of the first motor and the third phase of the second motor, in response to the first input control signal; and wherein the second shared inverter leg imparts a second shared excitation signal to the third phase of the second motor and the first phase of the third motor, in response to the second input control signal.
Example 16 can include the subject matter of Example 15, wherein the multiple phase voltage signals includes a first exclusive phase signals; wherein the duty cycle circuit to modulate the first exclusive phase signal and add the common mode voltage value to the first exclusive phase signals to produce a corresponding third input control signal; wherein a first exclusive inverter leg imparts a first exclusive excitation signal in response to the third input control signal.
Example 17 can include the subject matter of Example 15 further including: one or more second voltage transform blocks that for each of one of the respective first, second, and third motors, transforms a respective rotating two-axis coordinate system of the respective motor, based upon respective angular position of a respective rotor of the respective motor, to a respective set of space vector voltage signals in a respective stationary two-axis space vector coordinate system of a respective stationary stator of the respective motor; whereby the one or more second voltage transform blocks produce the first, second, and third sets of space vector voltage signals.
Example 18 can include a method comprising: imparting a first shared excitation signal to drive a first phase of a first electric motor and drive third phase of the second electric motor; and imparting a second shared excitation signal to drive a third phase of the second motor and a first phase of the third motor.
Example 19 can include the subject matter of Example 18 further including: imparting a third shared excitation signal to drive a third phase of the third motor and drive a first phase of a fourth motor.
Example 20 can include the subject matter of Example 18 further including: imparting a fifth shared excitation signal to drive a third phase of a fourth motor and drive a first phase of the fifth motor.
Example 21 can include the subject matter of Example 18 further including: imparting a first exclusive excitation signal to drive a second phase of the first motor; imparting a second exclusive excitation signal to drive a second phase of the second motor; imparting a third exclusive excitation signal to drive a second phase of the second motor; and imparting a third exclusive excitation signal to drive a third phase of the second motor.
Example 22 can include the subject matter of Example 19, further including: imparting a first exclusive excitation signal to drive a second phase of the first motor; imparting a second exclusive excitation signal to drive a second phase of the second motor; imparting a third exclusive excitation signal to drive a second phase of the third motor; imparting a fourth exclusive excitation signal to drive a second phase of the fourth motor; and imparting a fifth exclusive excitation signal to drive a third phase of the fourth motor.
Example 23 can include the subject matter of Example 20, further including: imparting a first exclusive excitation signal to drive a second phase of the first motor; imparting a second exclusive excitation signal to drive a second phase of the second motor; imparting a third exclusive excitation signal to drive a second phase of the third motor; imparting a fourth exclusive excitation signal to drive a second phase of a fourth motor; imparting a fifth exclusive excitation signal to drive a second phase of a fifth motor; and imparting a sixth exclusive excitation signal to drive a third phase of the fifth motor.
Example 24 can include a system comprising: a first motor, a second motor, and a third motor, each respective motor comprising three phases; a voltage source inverter circuit comprising multiple respective inverter legs; a commutation control circuit including, a first voltage transformation block to transform first, second and third sets of space vector voltage signals, corresponding to the first, second, and third motors, to multiple phase voltage signals that include a first shared phase signal and a second shared phase signal; the commutation control circuit including a duty cycle block to modulate the first and second shared phase voltage signals and add a common mode voltage value to the first and second shared phase voltage signals to produce corresponding first and second input control signals; wherein a first inverter leg of the voltage source inverter circuit is coupled to impart a first shared excitation signal to a first phase of the first motor and a third phase of the second motor, in response to the first input control signal; and wherein a second inverter leg of the voltage source inverter circuit is coupled to impart a second shared excitation signal to a third phase of the second motor and the first phase of the third motor, in response to the second input control signal.
Example 25 can include the subject matter of Example 24, wherein the multiple phase voltage signals include a first exclusive phase signal; wherein the duty cycle circuit to modulate the first exclusive phase signal and add the common mode voltage value to the first exclusive phase signals to produce a corresponding third input control signal; wherein a third inverter leg of the voltage source inverter circuit is coupled to impart a first exclusive excitation signal to only one phase of one motor, in response to the third input control signal.
Example 26 can include the subject matter of Example 24 further including: one or more second voltage transform blocks that for each of one of the respective first, second, and third motors, transforms a respective rotating two-axis coordinate system of the respective motor, based upon respective angular position of a respective rotor of the respective motor, to a respective set of space vector voltage signals in a respective stationary two-axis space vector coordinate system of a respective stationary stator of the respective motor; whereby the one or more second voltage transform blocks produce the first, second, and third sets of space vector voltage signals.
Example 27 can include a system comprising: a manipulator comprising a first link and an instrument carriage coupled to the first link; the instrument carriage configured for detachably mounting an instrument to the instrument carriage, the instrument carriage comprising: a motor housing; multiple drive motors, each of the drive motors having at least three phases, each of the drive motors being coupled to the motor housing; multiple output drive couplings, each of the output drive couplings being operably coupled with a corresponding one of the drive motors, each of the output drive couplings being configured to drivingly couple with a corresponding input drive coupling of the instrument; a voltage source inverter circuit comprising multiple inverter legs, wherein the voltage source inverter circuit is coupled to the motor housing, and each respective inverter leg coupled to drive at least one phase of at least one of the respective motors; wherein an inverter leg of the multiple inverter legs is coupled to drive a common one of the three phases of each of two of the motors; and wherein a different inverter leg of the multiple inverter legs is coupled to drive a different common one of the three phase of each of two of the motors.
Example 28 can include the subject matter of Example 27 further including: a fixture configured to slidably couple the carriage to the first link.
Example 29 can include the subject matter of Example 27, wherein the multiple motors include at least three motors.
Example 30 can include the subject matter of Example 27, wherein the multiple motors include at least five motors.
Example 31 can include the subject matter of Example 27 further including: a support structure; a second link; the second link operably coupled to the support structure; and the second link operably coupled to the first link.
Example 32 can include the subject matter of Example 27 further including: one or more input devices coupled to a computer processor configured according to computer executable instructions to control movement of one or more instruments in correspondence with user imparted motion of the one or more input devices.
This application claims the benefit of priority to U.S. Patent Application Ser. No. 63/187,201, filed on May 11, 2021, which is incorporated by reference herein in its entirety.
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/US2022/028763 | 5/11/2022 | WO |
Number | Date | Country | |
---|---|---|---|
63187201 | May 2021 | US |