Signal isolator system with protection for common mode transients

Information

  • Patent Grant
  • 9998301
  • Patent Number
    9,998,301
  • Date Filed
    Monday, November 3, 2014
    9 years ago
  • Date Issued
    Tuesday, June 12, 2018
    6 years ago
Abstract
An isolator system has an isolator that generates differential isolator signals and a receiver that generates digital data representative of signals received from the isolator. The system also may include an RC filter coupled between the isolator and the receiver. During operation, the filter may distribute transient signals across various circuit paths in the isolator, only some of which are coupled to the receiver inputs. Over time, the filter may attenuate transient contributions at the receiver inputs. In this manner, the filter may limit effects of these common mode transients.
Description
BACKGROUND

The present invention relates to isolators and, in particular, to protection circuits for isolators that guard against common mode transients.


Isolators are devices that exchange data signals between two galvanically isolated circuit systems. The circuit systems each operate in different voltage domains, which may include different source potentials and different grounds. Isolation devices may provide data exchange across an isolation barrier, which maintains the galvanic isolation. Typical isolation devices include micro-transformers, capacitors, and magneto-resistors.


Many isolator devices are differentially-driven. That is, signal content (“VSIG”) is represented in a pair of signals that deviate differentially about a common mode voltage (“VCM”). A first signal may deviate from the common mode voltage VCM by an amount VSIG (e.g., V1=VCM+VSIG) and a second signal may deviate from the common mode voltage VCM by the same amount ΔV but in complementary fashion (e.g., V2=VCM−VSIG). In this example, the VSIG value represents signal content. Isolator circuitry often is designed using the common mode voltage VCM as a design factor to transmit and/or receive these differentially-driven signals representing signal content.


Isolator devices often are used in noisy environments. They may be subject to electro-magnetic transients that cause signal corruption in the signals that are transmitted and received by such systems. Some transients cause deviation in the common mode of the signals being transmitted by the system. Thus, where a differential signal pair ideally would deviate from the common mode in differential fashion, a common mode transient may cause the differential signals to vary together in a manner that interferes with operation of the isolator (e.g., V1=VCM+VEMI+VSIG, V2=VCM+VEMI−VSIG). Some transients may cause these signals to exceed the supply voltages (VDD or ground) of the circuitry that receive and decode the signals, which can lead to the signals being decoded incorrectly.


The inventors perceive a need in the art for an isolator system that protects against common mode transients in operation.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 illustrates an isolator system according to an embodiment of the present invention.



FIG. 2 illustrates a filter according to an embodiment of the present invention.



FIG. 3 illustrates exemplary waveforms representing response of the filter of FIG. 2 to a common mode transient, according to an embodiment of the present invention.



FIG. 4 illustrates an alternate filter.



FIG. 5 illustrates exemplary waveforms representing response of the filter of FIG. 4 to a common mode transient.





DETAILED DESCRIPTION

Embodiments of the present invention provide an isolator system having an isolator that generates differential isolator signals and a receiver that generates digital data representative of signals received from the isolator. The system also may include an RC filter coupled between the isolator and the receiver. During operation, the filter may distribute transient signals across various circuit paths in the isolator, only some of which are coupled to the receiver inputs. Over time, the filter may attenuate transient contributions at the receiver inputs. In this manner, the filter may limit effects of these common mode transients.



FIG. 1 illustrates an isolator system 100 according to an embodiment of the present invention. The system 100 may include a transmitter 110, an isolator 120, a filter 130, and a receiver 140. The isolator 120 may span an isolation barrier 150, which galvanically isolates two voltage domains from each other. The transmitter 110 may belong to a first voltage domain, which possesses its own voltage and ground supplies (shown as VDD1, GND1), and the filter 130 and the receiver 140 may belong to a second voltage domain, which possesses voltage and ground supplies (VDD2, GND2) that are separate from the supplies of the first voltage domain. The isolation barrier 150 may prevent communication of voltages from one domain to the other.


The system 100 may be provided for communication of digital data from the first voltage domain to the second voltage domain. In such an embodiment, the transmitter 110 may receive an input signal that takes one of two binary voltage levels. The transmitter 110 may generate an output signal having a state that is determined from the state of the input signal. The output signal may be carried by the isolator 120 from the first voltage domain to the second voltage domain across the isolation barrier 150. The receiver 140 may receive signals from the isolator 120 (which may be filtered as discussed herein) and generate a digital output signal therefrom.


Data may be transmitted across the isolator 120 by any of a variety of techniques, including, for example, on-off keying, pulse count modulation, pulse polarity modulation, and the like. In on-off keying, if the input signal corresponds to a binary value of “1,” the transmitter 110 may generate a periodic signal at its output; but, if the input signal corresponds to a binary value of “0,” the transmitter 110 may output an inert signal (no activity). Pulse count modulation may involve transmission of a single pulse signal to represent a first binary value (e.g., a digital “0”) and a multi-pulse signal to represent a second binary value (a digital “1”). Pulse polarity modulation may involve transmission of a pulse with a first polarity to represent a first binary value (e.g., a positive pulse to represent a digital “1”) and a pulse with a second polarity to represent a second binary value (e.g., a negative pulse to represent a digital “0”). The principles of the present invention find application with any differentially driven isolator structure.


A variety of isolator devices may be employed as the isolator 120, including micro-transformer-based isolators, capacitive isolators and/or magneto-resistive isolators.



FIG. 2 illustrates a filter 200 according to an embodiment of the present invention. The network 200 may find application as the filter 130 of FIG. 1. The network may include a pair of first stage resistors R1.1, R1.2, input capacitors C1.1, C1.2, a pair of second stage resistors R2.1, R2.2, a pair of third stage resistors R3.1, R3.2 and another capacitor C2.


First terminals of the first stage resistors R1.1, R1.2 may be coupled to respective terminals of the isolator, shown as nodes N1.1 and N1.2. Second terminals of the first stage resistors R1.1, R2.1 may be connected to ground.


First terminals of the input capacitors C1.1, C1.2 also may be coupled to respective terminals of the isolator at nodes N1.1 and N1.2. Second terminals of the input capacitors C1.1, C1.2 may be connected to first terminals of respective second stage resistors R2.1, R2.2 at nodes N2.1 and N2.2. Second terminals of the second stage resistors may be connected to each other and to capacitor C2 and the third stage resistors R3.1, R3.2.


The third stage resistors R3.1, R3.2 may be connected in series between voltage supplies VDD and ground GND. A first terminal of the capacitor C2 may be connected to an intermediate node NM between the third stage resistors R3.1 and R3.2, and a second terminal of the capacitor C2 may be connected to ground GND. The resistors R3.1 and R3.2 may have equal resistances, which may hold a voltage across the capacitor C2 at a common mode level of ½VDD, in the absence of transients.


In the example of FIG. 2, second terminals of each of the first stage resistors R1.1, R1.2 are shown coupled to ground. This connection defines ground as a common mode voltage for the first stage resistors R1.1, R1.2. The second terminals of the second stage resistors R2.1, R2.2, however, are connected to node NM, which is connected to an intermediate node between resistors R3.1 and R3.2. This connection may define ½VDD as a common mode voltage for the second and third stage resistors R2.1, R2.2, R3.1, and R3.2. These two common mode domains may be kept discrete from each other by the interposition of capacitors C1.1 and C1.2 between nodes N1.1, N1.2 on one side and nodes N2.1, N2.2 on the other side. In other circuit applications, it may be convenient to define common mode voltages that differ from the ground and ½VDD voltages shown in FIG. 2.


The capacitance of capacitor C2 may be larger than the capacitance of capacitors C1.1 and C1.2. For example, the capacitance of C2 may be 6 to 10 times larger than that of capacitors C1.1 and C1.2.


During operation, the isolator may present a differential input voltage to the filter at nodes N1.1, N1.2. That is, in ideal operating conditions, the voltage presented at node N1.1 would be centered about a common mode voltage and would vary inversely with the voltage presented at N1.2, which also is centered about the common mode voltage. The common mode voltage would not vary during ideal operating conditions.


Operating conditions, however, can induce transients at the isolator that cause the common mode voltage to deviate from its ideal value. Such transients can cause the common mode voltage to exceed the high supply voltage VDD or fall lower than ground. Transients in excess of VDD or lower than ground, if input to the receiver 140 (FIG. 1), may cause improper operation at the receiver 140.


The embodiment of FIG. 2 may reduce effects of such transients in an isolator system. Transients often are short term, high-frequency events in which capacitors C1.1 and C1.2 may appear as short circuits. Thus, when a transient is presented at nodes N1.1 and N1.2, the first and second stage resistors R1.1, R1.2, R2.1 and R2.2 may appear as a simple, parallel resistive network, which helps attenuate the magnitude of the transients presented to the receiver 140 (FIG. 1).



FIG. 3 illustrates a series of exemplary waveforms representing propagation of a transient in the circuit of FIG. 2. Graph (a) illustrates a common mode component of a transient that may be presented from an isolator. It is presented non-differentially at both nodes N1.2 and N1.2. In this example, the transient is illustrated as current pulse ICM that begins a time t0 and continues until time t1. In practice, transients may have differential components as well but these are not illustrated in the example of FIG. 3.


At the onset of the transient current pulse, the current ICM may be split between the first stage resistors R1.1, R1.2 and the second stage resistors R2.1, R2.2. Mathematically, these currents may be represented as:








I

R





1.1


=


I

R





1.2


=



I
CM


R





2.2



R





1.1

+

R





2.1





,




and








I

R





2.1


=


I

R





2.2


=



I
CM


R





1.1



R





1.1

+

R





2.1





,





where


IR1.1 and IR1.2 respectively represent currents through resistors R1.1 and R1.2, and IR2.1 and IR2.2, respectively, represent currents through resistors R2.1 and R2.2.


In the voltage domain, voltages V1.1, V1.2 at nodes N1.1 and N1.2 may be shifted from their common mode voltage (ground) to:

V1.1=V1.2=ICM(R1.1∥R2.1),

where R1.1∥R2.1 represents an effective impedance presented by a parallel connection of resistors R1.1 and R2.1. Thus, in graph 3(b), voltages V1.1 and V1.2 are illustrated as transitioning to this level at time t0.


Similarly, voltages V2.1, V2.2 at nodes N2.1 and N2.2 may be shifted from their common mode voltage (½VDD) to:









V





2.1

=


V





2.2

=



1
2



V
DD


+



I
CM

(

R





1.1




R





2.1




)

.





Thus, in graph 3(c), voltages V2.1 and V2.2 are illustrated as transitioning to this level at time t0.


If the current transient has a long enough duration, then the capacitors C1.1, C1.2 may present impedance to the transient current pulse ICM. Coupled with the first and second stage resistors R1.1, R1.2, R2.1 and R2.2, the capacitors C1.1, C1.2 form an RC network with a time constant:

T=C1.1·(R1.1+R2.1).

Thus, graph 3(b) illustrates voltages V1.1 and V1.2 transitioning toward a voltage V=ICM·R1.1 at a rate determined by the time constant τ.


Similarly, if the current transient has a long enough duration, then the capacitors C1.1, C1.2 and C2 behave as an RC network with the second and third stage resistors R2.1, R2.2, R3.1 and R3.2. Voltages V2.1 and V2.2, at nodes N2.1 and N2.1, may decay from their shifted value to an intermediate value given by:







V





2.1

=


V





2.2

=



1
2



V
DD


+


I
CM


R





2.2




C





1.1


C





2


.









Thus, graph 3(c) illustrates the voltages V2.1 and V2.2 decaying to this level following the initial shift at time t0. As shown in above equation, when C2 is 6 to 10 times larger than C1.1 and C1.2, it can reduce the voltage variations caused by the common mode current ICM.


At node NM, the capacitor C2 may be modeled as receiving a current pulse through both of the second stage resistors R2.1 and R2.2. It may receive a current pulse having the form:







I

C





2


=

2






I
CM





R





2.2



R





2.1

+

R





2.2



.







The voltage at node NM, therefore, may have a peak of:







V
M

=



1
2



V
DD


+

2






I
CM


R





2.2




C





1.1


C





2


.








FIG. 3(d) illustrates these effects.


The transient current ICM is illustrated as terminating instantly at time t1. The filter 200 may respond in a complementary fashion to the transition illustrated at time t0. That is, the voltages V1.1, V1.2 may be shifted from its voltage V1.1=V1.2=ICM*R1.1 by an amount represented by ΔV1.1=ΔV1.2=−ICM(R2.1∥R2.2), then may transition toward zero according to the time constant τ. Similarly, the voltages V2.1, V2.2 may be shifted from the voltages







V





2.1

=


V





2.2

=



1
2



V
DD


+


I
CM


R





2.2



C





1.1


C





2










by an amount ΔV2.1=ΔV2.2=−ICM(R2.1∥R2.2). After these initial transitions, the voltages V1.1, V1.2, V2.1 and V2.2 may transition to steady state voltages represented by their ordinary common mode values of ground and VDD, respectively.


As indicated, the graphs of FIG. 3 represent simulations of voltages within the filter 200 when presented by a transient current pulse that represents a step function. This step function (graph 3(a)) represents a current that instantaneously transitions, at time t0, from magnitude zero to a magnitude ICM and instantaneously transitions, at time t1, from magnitude ICM back to magnitude zero. In practice, such current transitions are likely to have finite rise times and fall times, which may cause peaks of the voltages a V1.1, V1.2, V2.1 and V2.2 to be lower than those represented in this simulation.


Returning to FIG. 2, the filter 200 provides circuit designers with opportunities to mitigate effects of transients in circuit design. As noted, abnormal receiver behavior may occur if input voltages (those as nodes N2.1 and N2.2) exceed VDD or fall below ground. Circuit designers, however, may select resistance values for resistors R2.1, R1.2, R2.1 and R2.2 to mitigate against the effects of such transients.


During circuit design, circuit designers may estimate characteristics of voltage transients that are expected to be encountered by the filter 200 (FIG. 2) and represent them as









V



t


.





From this estimate, the circuit designers may estimate a maximum ICM that may be induced by those transients. Circuit designers then may select resistance values according to a design rule:









R



1
2




V
DD


I
CM




,












where





R

=


(

R





1.1




R





2.1



)

.





In practice, a variety of resistance values may satisfy this design rule. Accordingly, circuit designers have opportunities to select resistance values that satisfy other design objectives, such as power consumption and coupling behavior of the isolator.



FIGS. 4 and 5 illustrate operation of an alternative design for a filter in an isolator system. In this embodiment, an isolator device is coupled directly to inputs of a receiver device at nodes NRX1, NRX2. A pair of resistors RX1.1, RX1.2 may be coupled across the receiver inputs, with an intermediate node NM coupled to a capacitor CX1 and a voltage divider formed by resistors RX2.1, RX2.2.



FIG. 5 illustrates operation of the filter shown in FIG. 4 under similar circumstances as illustrated in FIG. 3. In this case, a pulse current ICM representing a common mode transient may cause an escalating voltage VRX1, VRX2 at the input nodes NRX1, NRX2 of the receiver. The voltage may jump immediately to a voltage of








1
2



V
DD


+


I
CM


RX





1.1






and rise at a slew rate represented by






2




I
CM


CX





1


.






As illustrated in FIG. 5, the voltage at nodes NRX1, NRX2 may reach a maximum value of









1
2



V
DD


+


I
CM


RX





1.1

+

2



I
CM


CX





1





t



,





where dt represents the duration of the common mode transient. Therefore, in certain circumstances, the length of the common mode transient may be sufficient to cause the voltage at nodes NRX1, NRX2 to exceed the supply voltages of the receiver.



FIG. 5 also illustrates effects at an intermediate node NM, which supplies the common mode reference voltage to the resistor network RX1.1, RX1.2. In this design, a common mode transient also may affect the voltage at NM, causing it to rise at a slew rate of






2




I
CM


CX





1


.





Thus, as shown above, the embodiment of FIG. 2 provides increased protection to an isolation system in the presence of common mode transients.


Several embodiments of the invention are specifically illustrated and/or described herein. However, it will be appreciated that modifications and variations of the invention are covered by the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the invention. Further variations are permissible that are consistent with the principles described above.

Claims
  • 1. An isolator system, comprising: an isolator configured to generate differential isolator signals;a receiver configured to generate digital data representative of signals received via the isolator; andan RC filter coupled to the isolator and the receiver, wherein the RC filter comprises: an input impedance stage extending between a first pair of terminals and having an intermediate node for connection to a first common mode reference voltage;a second impedance stage extending between a second pair of terminals and having an intermediate node for connection to a second common mode reference voltage;a voltage divider extending between a pair of supply voltages; anda capacitor having a first terminal coupled to both an intermediate node of the voltage divider and the intermediate node of the second impedance stage, and having a second terminal coupled to one of the pair of supply voltages.
  • 2. The system of claim 1, wherein the capacitor is a first capacitor and wherein the filter further comprises a pair of second and third capacitors, each connected between a respective terminal of the input impedance stage and a respective terminal of the second impedance stage.
  • 3. The system of claim 1, wherein the intermediate node of the voltage divider is connected to the second impedance stage as the second common mode reference voltage.
  • 4. The system of claim 1, wherein the filter comprises: a high pass path coupling the first pair of terminals of the filter to input terminals of the receiver.
  • 5. The system of claim 1, wherein the isolator comprises a transformer.
  • 6. The system of claim 1, wherein the isolator comprises a pair of capacitors.
  • 7. The system of claim 1, wherein the isolator comprises a magneto-resistor.
  • 8. The system of claim 1, further comprising a transmitter coupled to the isolator, wherein the transmitter is an on-off key modulator.
  • 9. The system of claim 1, further comprising a transmitter coupled to the isolator, wherein the transmitter is a pulse-count modulator.
  • 10. The system of claim 1, further comprising a transmitter coupled to the isolator, wherein the transmitter is a pulse-polarity modulator.
  • 11. The system of claim 1, wherein the isolator, filter, and receiver are provided on a common substrate.
  • 12. The system of claim 1, wherein the isolator is provided on a first substrate and the filter and the receiver are provided on a second substrate.
  • 13. The isolator system of claim 1, wherein the second pair of terminals represents input terminals of the receiver.
  • 14. A filter for an isolator system, comprising: an input impedance stage extending between a first pair of terminals and having an intermediate node for connection to a first common mode reference voltage;a second impedance stage extending between a second pair of terminals and having an intermediate node for connection to a second common mode reference voltage;a voltage divider extending between a pair of supply voltages;a pair of capacitors, each connected between a respective terminal of the input impedance stage and a respective terminal of the second impedance stage; anda third capacitor coupled between an intermediate node of the voltage divider and one of the pair of supply voltages.
  • 15. The filter of claim 14, wherein the second pair of terminals are output terminals of the filter.
  • 16. The filter of claim 14, wherein a capacitance of the third capacitor is at least twice a capacitance of each of the pair of capacitors.
  • 17. The filter of claim 14, wherein the voltage divider comprises a pair of series-connected resistors.
  • 18. The filter of claim 14, wherein the input impedance stage and the second impedance stage each comprise a respective pair of series-connected resistors.
  • 19. A method, comprising: biasing, at a first common mode voltage, a circuit path coupled between inputs of a receiver using a voltage divider extending between a pair of supply voltages;biasing, at a second common mode voltage, a circuit path coupled between terminals coupled to an isolator producing a received isolator signal; andresponsive to onset of a common mode transient signal in the received isolator signal, holding the first common mode voltage at a value between the pair of supply voltages using a capacitor coupled between an intermediate node of the voltage divider and one of the pair of supply voltages.
US Referenced Citations (287)
Number Name Date Kind
3058078 Hoh Oct 1962 A
3537022 Regan Oct 1970 A
3714540 Galloway Jan 1973 A
3760198 Mori et al. Sep 1973 A
3798608 Huebner Mar 1974 A
3808673 Bottini May 1974 A
4024452 Seidel May 1977 A
4027152 Brown et al. May 1977 A
4035710 Joyce Jul 1977 A
4065713 Pollmeier Dec 1977 A
4118603 Kumhyr Oct 1978 A
4159431 Roozenbeek et al. Jun 1979 A
4227045 Chelcun et al. Oct 1980 A
4275404 Cassiday et al. Jun 1981 A
4302807 Mentler Nov 1981 A
4318170 Cabalfin Mar 1982 A
4321487 Huykman Mar 1982 A
4352998 Baker et al. Oct 1982 A
4443839 Onodera et al. Apr 1984 A
4475149 Gallios Oct 1984 A
4538136 Drabing Aug 1985 A
4547961 Bokil et al. Oct 1985 A
4554462 Komiya et al. Nov 1985 A
4564768 Komiya et al. Jan 1986 A
4660014 Wenaas et al. Apr 1987 A
4703283 Samuels Oct 1987 A
4712170 Grace Dec 1987 A
4720667 Lee et al. Jan 1988 A
4748419 Somerville May 1988 A
4780795 Meinel Oct 1988 A
4785345 Rawls et al. Nov 1988 A
4817865 Wray Apr 1989 A
4818855 Mongeon et al. Apr 1989 A
4825450 Herzog Apr 1989 A
4835486 Somerville May 1989 A
4845466 Hariton et al. Jul 1989 A
4859877 Cooperman et al. Aug 1989 A
4864589 Endo Sep 1989 A
4885582 LaBarge et al. Dec 1989 A
4912617 Hartmann et al. Mar 1990 A
4920474 Bruning et al. Apr 1990 A
4922883 Iwasaki May 1990 A
4924210 Matsui et al. May 1990 A
4937468 Shekhawat et al. Jun 1990 A
4945264 Lee et al. Jul 1990 A
4959631 Hasegawa et al. Sep 1990 A
5041780 Rippel Aug 1991 A
5057968 Morrison Oct 1991 A
5095357 Andoh et al. Mar 1992 A
5102040 Harvey Apr 1992 A
5128729 Alonas et al. Jul 1992 A
5136455 Billingsley Aug 1992 A
5142432 Schneider Aug 1992 A
5164621 Miyamoto Nov 1992 A
5204551 Bjornholt Apr 1993 A
5235425 Oh Aug 1993 A
5260967 Schilling Nov 1993 A
5270882 Jove et al. Dec 1993 A
5293400 Monod et al. Mar 1994 A
5300896 Suesserman Apr 1994 A
5325355 Oprescu et al. Jun 1994 A
5327030 DeVito et al. Jul 1994 A
5329225 Roshen et al. Jul 1994 A
5334882 Ting Aug 1994 A
5339061 Reick Aug 1994 A
5353001 Meinel et al. Oct 1994 A
5369666 Folwell et al. Nov 1994 A
5384808 Van Brunt et al. Jan 1995 A
5394319 Attwood et al. Feb 1995 A
5396394 Gee Mar 1995 A
5430641 Kates Jul 1995 A
5450305 Boys et al. Sep 1995 A
5467607 Harvey Nov 1995 A
5469098 Johnson, Jr. Nov 1995 A
5475579 John et al. Dec 1995 A
5484012 Hiratsuka Jan 1996 A
5488627 Hardin et al. Jan 1996 A
5533054 DeAndrea et al. Jul 1996 A
5539241 Abidi et al. Jul 1996 A
5539598 Denison et al. Jul 1996 A
5572179 Ito et al. Nov 1996 A
5588021 Hunt et al. Dec 1996 A
5596466 Ochi Jan 1997 A
5631920 Hardin May 1997 A
5636110 Lanni Jun 1997 A
5650357 Dobkin et al. Jul 1997 A
5663768 Yang Sep 1997 A
5701037 Weber et al. Dec 1997 A
5714938 Schwabl Feb 1998 A
5716323 Lee Feb 1998 A
5731954 Cheon Mar 1998 A
5757338 Bassetti et al. May 1998 A
5774350 Notaro et al. Jun 1998 A
5774791 Strohallen et al. Jun 1998 A
5781071 Kusunoki Jul 1998 A
5781077 Leitch et al. Jul 1998 A
5786979 Douglass Jul 1998 A
5801602 Fawal et al. Sep 1998 A
5812598 Sharma et al. Sep 1998 A
5825259 Harpham Oct 1998 A
5831426 Black, Jr. et al. Nov 1998 A
5831525 Harvey Nov 1998 A
5877667 Wollesen Mar 1999 A
5900683 Rinehart et al. May 1999 A
5900764 Imam et al. May 1999 A
5907481 Svardsjo May 1999 A
5910780 Tam Jun 1999 A
5913817 Lee Jun 1999 A
5926358 Dobkin et al. Jul 1999 A
5942937 Bell Aug 1999 A
5952849 Haigh Sep 1999 A
5959482 Fattori et al. Sep 1999 A
5969590 Gutierrez Oct 1999 A
5990753 Danstrom et al. Nov 1999 A
5998979 Nilsson Dec 1999 A
6000128 Umeno et al. Dec 1999 A
6016050 Brokaw Jan 2000 A
6025705 Nguyen et al. Feb 2000 A
6038276 Dinh Mar 2000 A
6040986 Sakamoto et al. Mar 2000 A
6049258 Fawal et al. Apr 2000 A
6054780 Haigh et al. Apr 2000 A
6069802 Priegnitz May 2000 A
6087882 Chen et al. Jul 2000 A
6104003 Jones Aug 2000 A
6124756 Yaklin et al. Sep 2000 A
6208174 Hopkins Mar 2001 B1
6208531 Vinciarelli et al. Mar 2001 B1
6229346 Milanese et al. May 2001 B1
6249171 Yaklin et al. Jun 2001 B1
6255863 Yamauchi et al. Jul 2001 B1
6262600 Haigh et al. Jul 2001 B1
6266254 Ohtake Jul 2001 B1
6291907 Haigh et al. Sep 2001 B1
6300617 Daughton et al. Oct 2001 B1
6304109 Brokaw Oct 2001 B1
6317338 Boys Nov 2001 B1
6344979 Huang et al. Feb 2002 B1
6359983 Krone et al. Mar 2002 B1
6377313 Yang et al. Apr 2002 B1
6377646 Sha Apr 2002 B1
6389063 Kanekawa et al. May 2002 B1
6400227 Goldfarb et al. Jun 2002 B1
6420992 Richmond Jul 2002 B1
6449318 Rumbaugh Sep 2002 B1
6501363 Hwu et al. Dec 2002 B1
6504732 Abe Jan 2003 B2
6525566 Haigh et al. Feb 2003 B2
6538532 Petrovic Mar 2003 B2
6542385 Emmons et al. Apr 2003 B1
6553057 Sha et al. Apr 2003 B1
6556075 Jordan Apr 2003 B1
6570522 Galambos et al. May 2003 B1
6573940 Yang Jun 2003 B1
6603383 Gevorgian et al. Aug 2003 B2
6603807 Yukutake et al. Aug 2003 B1
6606260 Ahlstrom Aug 2003 B2
6611051 Akiyama et al. Aug 2003 B2
6621365 Hallivuori et al. Sep 2003 B1
6686768 Comer Feb 2004 B2
6693458 Barrow Feb 2004 B1
6720816 Strzalkowski Apr 2004 B2
6728320 Khasnis et al. Apr 2004 B1
6738240 Ahn et al. May 2004 B1
6747421 Kohn Jun 2004 B2
6765809 Komori Jul 2004 B2
6807070 Ribarich Oct 2004 B2
6819169 Kunc Nov 2004 B1
6833875 Yang et al. Dec 2004 B1
6873065 Haigh et al. Mar 2005 B2
6903578 Haigh et al. Jun 2005 B2
6911848 Vinciarelli Jun 2005 B2
6911860 Wang et al. Jun 2005 B1
6922080 Haigh et al. Jul 2005 B2
6927662 Kahlmann et al. Aug 2005 B2
6972803 Seth-Smith et al. Dec 2005 B2
6977522 Murabayashi et al. Dec 2005 B1
6993087 Rosnell et al. Jan 2006 B2
7010621 Calkins et al. Mar 2006 B2
7016490 Beutler et al. Mar 2006 B2
7061189 Newman, Jr. et al. Jun 2006 B2
7075329 Chen et al. Jul 2006 B2
7098766 Gardner et al. Aug 2006 B2
7102388 Murabayashi et al. Sep 2006 B2
7113750 Eastwood Sep 2006 B2
7116183 Wu Oct 2006 B2
7167213 Murdock et al. Jan 2007 B1
7171739 Yang et al. Feb 2007 B2
7199562 Muterspaugh Apr 2007 B2
7227585 Murdock et al. Jun 2007 B1
7253565 Kang et al. Aug 2007 B2
7277491 Dong et al. Oct 2007 B2
7334417 Tokushige et al. Feb 2008 B2
7376212 Dupuis May 2008 B2
7477676 Kokubo et al. Jan 2009 B2
7489526 Chen et al. Feb 2009 B2
7545059 Chen et al. Jun 2009 B2
7548440 Chen et al. Jun 2009 B2
7558080 Chen et al. Jul 2009 B2
7613016 Chen et al. Nov 2009 B2
7659775 He et al. Feb 2010 B2
7671372 Morikawa Mar 2010 B2
7683654 Chen et al. Mar 2010 B2
7692444 Chen et al. Apr 2010 B2
7701375 Cosand Apr 2010 B1
7706154 Chen et al. Apr 2010 B2
7719305 Chen May 2010 B2
7741896 Chow Jun 2010 B2
7881461 Skov et al. Feb 2011 B2
7902627 Dong et al. Mar 2011 B2
7919781 Wang et al. Apr 2011 B2
7920010 Chen, Jr. et al. Apr 2011 B2
7923710 Crawley et al. Apr 2011 B2
8084894 Chen Dec 2011 B2
8116055 Baumgartner et al. Feb 2012 B2
8169108 Dupuis et al. May 2012 B2
8364195 Spina et al. Jan 2013 B2
8428539 Dupuis Apr 2013 B2
8502584 Zhiwei et al. Aug 2013 B1
8618787 Quinn Dec 2013 B1
8693528 Shrestha et al. Apr 2014 B1
8693557 Zhang Apr 2014 B1
8724355 Pinkhasov et al. May 2014 B1
8736343 Chen et al. May 2014 B2
8867592 Shrestha Oct 2014 B2
9319256 Park et al. Apr 2016 B2
9473329 Edwards Oct 2016 B1
9660848 Yun et al. May 2017 B2
20030042571 Chen et al. Mar 2003 A1
20030052712 Comer Mar 2003 A1
20030075990 Guitton et al. Apr 2003 A1
20030107411 Martin et al. Jun 2003 A1
20030163748 Calkins et al. Aug 2003 A1
20040076221 Refaeli et al. Apr 2004 A1
20040184289 Vinciarelli Sep 2004 A1
20040207763 Ciardi Oct 2004 A1
20050008113 Kokubo et al. Jan 2005 A1
20050033902 Tamura Feb 2005 A1
20050047511 Dosho et al. Mar 2005 A1
20050272378 Dupuis Dec 2005 A1
20050288739 Hassler et al. Dec 2005 A1
20060039169 Chen et al. Feb 2006 A1
20060109918 Brown May 2006 A1
20060120115 Chen et al. Jun 2006 A1
20060202721 Partow et al. Sep 2006 A1
20070052399 Chen et al. Mar 2007 A1
20070052514 Chen et al. Mar 2007 A1
20070097263 Kim May 2007 A1
20070133144 Lewis Jun 2007 A1
20070258513 Strzalkowski Nov 2007 A1
20080055190 Lee Mar 2008 A1
20080094046 Chen et al. Apr 2008 A1
20080279288 Crawley Nov 2008 A1
20080311862 Spina et al. Dec 2008 A1
20080315925 Alfano et al. Dec 2008 A1
20090028320 Fuehrer Jan 2009 A1
20090168462 Schopfer et al. Jul 2009 A1
20090184754 Chen Jul 2009 A1
20090195082 Chen Aug 2009 A1
20090206960 Ng Aug 2009 A1
20100052430 Takaishi et al. Mar 2010 A1
20100054345 Yamamoto Mar 2010 A1
20100106041 Ghovanloo et al. Apr 2010 A1
20100111218 Chen, Jr. May 2010 A1
20100329364 Giombanco et al. Dec 2010 A1
20110028104 Giombanco Feb 2011 A1
20110248787 Jiang Oct 2011 A1
20120025921 Yang et al. Feb 2012 A1
20120074990 Sornin Mar 2012 A1
20120112822 Marshall May 2012 A1
20120212251 Yanagishima et al. Aug 2012 A1
20130002366 Sabut et al. Jan 2013 A1
20130106515 Lin May 2013 A1
20130285465 Takeda et al. Oct 2013 A1
20130301690 Shrestha Nov 2013 A1
20140062527 Mills et al. Mar 2014 A1
20140091954 Zhu et al. Apr 2014 A1
20140169038 Kamath et al. Jun 2014 A1
20140286446 Takeda et al. Sep 2014 A1
20150110224 Kang et al. Apr 2015 A1
20150222241 Brudermann Aug 2015 A1
20150236698 Pedersen Aug 2015 A1
20150256369 Park et al. Sep 2015 A1
20160080181 Yun et al. Mar 2016 A1
20160080183 Yun Mar 2016 A1
20160087914 Goswami Mar 2016 A1
20160126724 Yun May 2016 A1
Foreign Referenced Citations (64)
Number Date Country
101681901 Mar 2010 CN
201976007 Sep 2011 CN
102307003 Jan 2012 CN
102437849 May 2012 CN
102484449 May 2012 CN
103580607 Feb 2014 CN
103607201 Feb 2014 CN
101877683 Aug 2014 CN
104852727 Aug 2015 CN
2529296 Jan 1977 DE
19718420 Nov 1998 DE
19922129 Sep 2000 DE
19922123 Nov 2000 DE
19922127 Nov 2000 DE
19922128 Jan 2001 DE
10100282 Jul 2002 DE
102009039414 Apr 2010 DE
0282102 Sep 1988 EP
0307345 Mar 1989 EP
0586062 Mar 1994 EP
0708529 Apr 1996 EP
0 913 947 May 1999 EP
0917309 May 1999 EP
0977406 Feb 2000 EP
1 168 804 Jan 2002 EP
1171980 Jan 2002 EP
1209791 May 2002 EP
1 753 129 Feb 2007 EP
1 990 914 Nov 2008 EP
2 280 488 Feb 2011 EP
2282405 Feb 2011 EP
1550194 Nov 2012 EP
2 645 589 Oct 2013 EP
3 002 875 Apr 2016 EP
2679670 Jan 1993 FR
2173956 Oct 1986 GB
S57132460 Aug 1982 JP
S58215833 Dec 1983 JP
H07115768 May 1995 JP
H0937558 Feb 1997 JP
H10178398 Jun 1998 JP
H10191654 Jul 1998 JP
2002508916 Mar 2002 JP
2002-118605 Apr 2002 JP
2002262545 Sep 2002 JP
2010-088112 Apr 2010 JP
2011134347 Jul 2011 JP
200635245 Oct 2006 TW
WO 8100658 Mar 1981 WO
WO 9505033 Feb 1995 WO
WO 9520768 Aug 1995 WO
WO 97-17763 May 1997 WO
WO 9837672 Aug 1998 WO
WO 9848541 Oct 1998 WO
WO 9921332 Apr 1999 WO
WO 0128094 Apr 2001 WO
WO 0161951 Aug 2001 WO
WO 02073914 Sep 2002 WO
WO 02086969 Oct 2002 WO
WO 2004-100473 Nov 2004 WO
WO 200586062 Sep 2005 WO
WO 2012036014 Mar 2012 WO
WO 2012085951 Jun 2012 WO
2014036594 Mar 2014 WO
Non-Patent Literature Citations (112)
Entry
Office communication dated Oct. 7, 2016 for Application No. JP 2015-215569.
German Examination Report dated Jun. 21, 2017 and partial English translation thereof in connection with German Application No. 102015118514.8.
Partial European Search Report dated Feb. 9, 2016, in European Application No. 15183918.0.
Extended European Search Report dated Jul. 1, 2016 in connection with European Application No. 15183918.0.
Partial European Search Report dated Feb. 9, 2016, in European Application No. 15183914.9.
Extended European Search Report dated May 23, 2016 for Application No. EP 15183914.9.
Extended European Search Report dated Feb. 16, 2017 in connection with European Application No. 16154322.8.
Der et al. “A Switched-Capacitor Differencing Circuit with Common-Mode Rejection for Fully Differential Comparators,” Proceedings of the 36th Midwest Symposium on Circuits and Systems, Aug. 1993, vol. 2, pp. 911-914.
Gupta et al., “Asymmetric Cross-Coupled Differential Pair Confirguration to Realize Neuron Activation Function and Its Derivative”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, No. 1, Jan. 2005, pp. 10-13. cited by applicant.
“IEEE Standard for a High Performance Serial Bus”, IEEE Std 1394-1995, Microprocessor and Microcomputer Standards Committee, 1996, pp. i-viii, pp. 1-384, no month.
Akiyama et al., “A High-Voltage Monolithic Isolator for a Communication Network Interface,” IEEE Transactions on Electron Devices, vol. 49, No. 5, May 2002, pp. 895-901.
All About Circuits, “An Electric Pendulum”, Textbook, vol. II—Alternating Circuit (AC), Chapter 6: Resonance, allaboutcircuits.com, Jul. 12, 2004, 5 pages.
Analog Devices, “Frequently Asked Questions: Isolation, iCoupler Technology, and iCoupler Products”, Mar. 2006, 10 pages.
Analog Devices, “High Precision, Low Offset, mV Input Isolation Amplifier,” AD208 datasheet, 16 pages, no date.
Analog Devices, “High Speed Digital Isolators”, ADuM1100AR / ADuM1100BR datasheet, Rev. 0, 2001, 12 pages, no month.
Analog Devices, “High Speed, Logic Isolator With Power Transformer”, AD260 datasheet, Rev. 0, Sep. 1998, 8 pages.
Analog Devices, “iCoupler Digital Isolation Products”, 2005, 12 pages, no month.
Analog Devices, “iCoupler Isolation in RS-232 Applications”, Application Note AN-740, Rev. 0, Jul. 2004, 8 pages.
Analog Devices, “iCoupler Isolation in RS-485 Applications”, Application Note AN-727, Rev. 0, Jun. 2004, 12 pages.
Analog Devices, “Low Cost, Miniature Isolation Amplifiers”, AD202 / AD204 datasheet, Rev. B, 1994, 12 pages, no month.
Analog Devices, “Precision, Wide Bandwidth 3-Port Isolation Amplifier”, AD210 datasheet, Rev. A, 8 pages, no date.
Analog Devices, “Rugged, Military Temperature Range, 10 kHz Bandwidth Isolation Amplifier”, AD203SN datasheet, Rev. A, 12 pages, no date.
Avago Technologies, “Dual-Channel High Speed 15 MBd CMOS Optocoupler”, QCPL-073H datasheet, Jul. 2007, 10 pages.
Avago Technologies, “Single-Channel High Speed 15 MBd CMOS Optocoupler” QCPL-070H datasheet, Jul. 2007, 10 pages.
Banerjee and Kliger, “Micromachined Magnetics: a New Step in the Evolution of Isolation Technology”, Electronic Engineering, Jun. 2000, pp. 27-32.
Baumann, “Free-Running Bridge Inverter”, IBM Technical Disclosure Bulletin, vol. 9, No. 10, Mar. 1967, p. 1462.
Bourgeois, “PCB Based Transformer for Power MOSFET Drive”, IEEE, 1994, pp. 238-244.
Burr-Brown, “Dual, Isolated, Bi-Directional Digital Coupler”, IS0150 datasheet, 3 versions, 1993-2007, 38 pages, no month.
Business Wire, “Emerson Selects Analog Devices' Digital Isolation Technology for Industrial Systems; ADI's iCoupler Technology Enables Low-Cost Signal Isolation in High-Temperature Environments”, Sep. 24, 2003, 2 pages.
Business Wire, “Pulse's New Miniature Transformers are Optimized for Wideband RF Applications”, Jul. 26, 2000, 2 pages.
Chang et al., “A Spread-Spectrum Clock Generator with Triangular Modulation”, IEEE Journal of Solid-State Circuits, vol. 38, No. 4, Apr. 2003, pp. 673-676.
Chen et al., “High Speed Digital Isolators Using Microscale On-Chip Transformers”, Elektronik, Jul. 22, 2003, English version, 6 pages.
Chiu et al., “Thin-Film Inductive Heads”, IBM J. Res. Develop., vol. 40, No. 3, May 1996, pp. 283-300.
Christiansen, “Pulse-Code Modulation (PCM)”, Electronics Engineers' Handbook, Fourth Edition, McGraw-Hill, Inc., 1996, 3 pages (unnumbered), no month.
Chu et al., “High-Voltage CMOS Decoder/Driver for Plasma Displays”, 1976 IEEE International Solid-State Circuits Conference (ISSCC 76), Digest of Technical Papers, vol. XIX, Feb. 1976, pp. 212-213.
Cypress Semiconductor, “Spread Spectrum Clock Generator”, SM560 datasheet, Rev. E, Jun. 2004, 8 pages.
Cypress Semiconductor, “Spread Spectrum Clock Generator”, SM561 datasheet, Rev. C, Dec. 2002, 8 pages.
Dotter et al., “Implementation of an Adaptive Balancing Hybrid”, IEEE Transactions on Communications, vol. 28, No. 8, Aug. 1980, pp. 1408-1416.
EDN Network, “Welcome to the 17th Annual EDN Innovation Awards: EDN's 2006 Innovation Awards Nominees--Nominee Detail--ADuM125xI2C Digital Isolators (Analog Devices)”, Reed Business Information, 2007, 2 pages, no month.
EE Times Asia, “ADI Digital Isolators Reduce Per-Channel Costs”, New Products, Jun. 19, 2003, 1 page.
EE Times Online, “EE Times Names ACE Finalists”, Latest News, Jan. 15, 2007, 3 pages.
El-Hammanmsy, “Design of High-Efficiency RF Class-D Power Amplifier”, IEEE Transactions on Power Electronics, vol. 9, No. 3, May 1994, pp. 297-308.
Fleming, “Isolation Amplifiers Break Ground Loops and Achieve High CMRR”, EDN, vol. 32, No. 26, Dec. 24, 1987, pp. 97-102, and p. 5.
Gallo et al., “An Unity High Power Factor Power Supply Rectifier Using a PWM AC/DC Full Bridge Soft-Switching”, 17th Annual IEEE Applied Power Electronics Conference and Exposition (APEC 2002), Mar. 2002, pp. 1190-1194.
Geen et al., “Miniature Multilayer Spiral Inductors for GaAs MMICs”, 11th Annual IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, Oct. 22-25, 1989, Technical Digest, pp. 303-306.
Ghiorse and Ranta, “Isolation in Medical Applications”, Power Electronics Europe, Jul. 2005, 2 pages.
Greenhouse, “Design of Planar Rectangular Microelectronic Inductors”, IEEE Transactions on Parts, Hybrids, and Packaging, vol. 10, No. 2, Jun. 1974, pp. 101-109.
Hermann et al., “Magnetically Coupled Linear Isolator”, IEEE Transactions on Magnetics, vol. 33, No. 5, Sep. 1997, pp. 4029-4031.
Hewlett Packard, “40 ns Prop. Delay, SO-8 Optocoupler”, HCPL-0710 Technical Data, 16 pages.
International Microcircuits, “Low EMI Spectrum Spread Clock”, SM530 datasheet, Rev. 1.6, Jan. 1999, 16 pages.
Irvine, “Early Digital Computers at Bell Telephone Laboratories”, IEEE Annals of the History of Computing, Jul.-Sep. 2001, pp. 22-42.
Jaycar Electronics, “DC-DC Converters: A Primer”, DCDCONV Reference Data Sheet, 2001, 5 pages, no month.
Kehrer, “Design of Monolithic Integrated Lumped Transformers in Silicon-based Technologies up to 20 GHz”, Master's thesis, Technical University of Vienna, Institute of Communications and Radio-Frequency Engineering, Dec. 2000, 85 pages. cited by applicant.
Kester, “Digital Isolation Techniques”, Practical Design Techniques for Sensor Signal Conditioning, Section 10: Hardware Design Techniques, Analog Devices, Inc., 1999, pp. 10.55- 10.57, no month.
Kester, “Origins of Real-World Signals and Their Units of Measurement”, Mixed Signal and DSP Design Techniques, Section 1: Introduction, Newnes, 2003, pp. 1.1-1.10, no month.
Kliger et al., “Isolation with Waferscale Transformers”, Digital Isolation, Power Electronics Europe, Issue 6, 2005, pp. 40-43, no month.
Kliger, “Integrated Transformer-Coupled Isolation”, IEEE Instrumentation & Measurement Magazine, Mar. 2003, pp. 16-19.
Knoedl, Jr., et al., “A Monolithic Signal Isolator”, 4th Annual IEEE Applied Power Electronics Conference and Exposition (APEC '89), Mar. 13-17, 1989, Conference Proceedings, pp. 165-170.
Kojima et al., “2.3 kVac 100 MHz Multi-Channel Monolithic Isolator IC,” 12th International Symposium on Power Semiconductor Devices and ICs (ISPSD'2000), May 2000, pp. 309-312.
Kojima et al., “A Novel Monolithic Isolator for a Communications Network Interface IC”, 11th Annual IEEE International ASIC Conference, Sep. 1998, pp. 255-258.
Kuhn et al., “An RF-Based IEEE 1394 Ground Isolator Designed in a Silicon-on-Insulator Process”, 44th IEEE Midwest Symposium on Circuits and Systems (MWSCAS 2001), Aug. 2001, pp. 764-767.
Kuisma, “Variable Frequency Switching in Power Supply EMI--Control: An Overview”, IEEE AES Systems Magazine, Dec. 2003, pp. 18-22.
Lam et al., “High-Isolation Bonding Pad Design for Silicon RFIC up to 20 GHz”, IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 601-603.
Laughton et al., “Digital Control Systems”, Electrical Engineers Reference Book, Sixteenth Edition, Chapter 14, Newnes, 2003, 3 cover sheets (unnumbered), pp. 14/6-14/9, no month.
Ledwich, “DC-DC Converter Basics”, Power Designers, 1998, www.powerdesigners.com, 11 pages, no month.
Long et al., “A 1.9 GHz Low-Voltage Silicon Bipolar Receiver Front-End for Wireless Personal Communications Systems”, IEEE Journal of Solid-State Circuits, vol. 30, No. 12, Dec. 1995, pp. 1438-1448.
Lu et al., A Rail-To-Rail Class-AB Amplifier With an Offset Cancellation for LCD Drivers. IEEE J Solid-State Circ. Feb. 2009; 44(2):525-37.
Moss et al., “Integrated Circuit D-MOS Telephone Crosspoint Array,” 1976 IEEE International Solid-State Circuits Conference (ISSCC 76), Digest of Technical Papers, vol. XIX, Feb. 1976, pp. 32-33, 226.
National Instruments, “Isolation Technologies for Reliable Industrial Measurements”, Whitepaper, 2006, 11 pages, no month.
National Instruments, “Technologies behind NI Industrial M and S Series Data Acquisition Devices with Isolation”, NI Developer Zone, Oct. 3, 2007, 5 pages.
Ng et al., “Optimized Geometrical Features of Monolithic Spiral RF Transformers on Silicon”, SAFE ProRISC SeSens 2001, Conference Proceedings, Nov. 2001, pp. 132-135.
Nihtianov, “Magnetogalvanic Approach to Isolation of Analog Circuits”, IEEE Transactions on Instrumentation and Measurement, vol. 43, No. 4, Aug. 1994, pp. 677-680.
Niknejad et al., “Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF ICs”, IEEE Journal of Solid-State Circuits, vol. 33, No. 10, Oct. 1998, pp. 1470-1481.
NVE Corporation, “High Speed Digital Coupler”, IL710 datasheet, Jul. 2002, 8 pages.
NVE Corporation, “High Speed Five-Channel Digital Isolators”, IL260/1L261 datasheet, Rev. E, Apr. 2007, 11 pages.
Park et al., “Packaging Compatible Microtransformers on a Silicon Substrate”, IEEE Transactions on Advanced Packaging, vol. 26, No. 2, May 2003, pp. 160-164.
Pickering, “A System Designer's Guide to Isolation Devices”, Sensors, Jan. 1999, pp. 14-26 (7 pages).
PICO Electronics, “Audio Transformers: 2 Ohm to 40K Ohm; 400 Hz to 100 KHz, 400 milliwatt at 1KHz”, datasheet, 8 pages, no date.
PowerZONE, “ADuM1300/Jan. 1400/01/02: Multi-Channel Digital Isolators for High-Voltage Industrial Applications”, powerZONE Products for the week of May 26, 2003, 2 pages.
PR Newswire, “Electronics Technology Elite Compete for Industry's Highest Honors as EE Times Announces Finalists for 2007 EE Times ACE Awards”, Jan. 15, 2007, 5 pages.
Premier Devices, “Surface Mount Transformer,” XFA-0401-1U datasheet, 1 pages, no date.
Pulse Engineering, “RF Transformers, Transformers for Wideband RF Applications”, C244.A datasheet, Oct. 2004, 2 pages.
Ronkainen et al., “IC Compatible Planar Inductors on Silicon”, IEE Proceedings--Circuits Devices Systems, vol. 144, No. 1, Feb. 1997, pp. 29-35.
Roth, Jr., “Clocked Flip-Flops with Clear and Preset Inputs”, Fundamentals of Logic Design, Third Edition, 1985, 2 Cover Sheets (unnumbered), pp. 254-256, no month.
Roth, Jr., “MOS and CMOS Logic”, Fundamentals of Logic Design, Third Edition, 1985, 2 Cover Sheets (unnumbered), pp. 613-616, no month.
Sayani et al., “Isolated Feedback for Off-Line Switching Power Supplies with Primary-Side Control”, 3rd Annual IEEE Applied Power Electronics Conference and Exposition (APEC '88), Feb. 1988, pp. 203-211 (5 pages).
Shin et al., “A 250-Mbit/s CMOS Crosspoint Switch”, IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 478-486.
Silicon Laboratories, “Global Line-Side DAA for Embedded System-Side Module,” Si306x datasheet, Rev. 0.9, Jan. 2005, 62 pages.
Silicon Laboratories, “Highlights of the Si844x Quad Digital Isolators,” date unknown, 1 page.
Silicon Laboratories, “Quad-Channel Digital Isolator”, Si8440/41/42/45 datasheet, Rev. 0.6, Aug. 2007, 30 pages.
Silicon Laboratories, “Silicon Laboratories Announces Industry's Fastest, Most Integrated Four Channel Digital Isolators”, News Release, Mar. 20, 2006, 3 pages.
Silicon Laboratories, “Triple-Channel Digital Isolator”, Si8430/31/35 datasheet, Rev. 0.3, Aug. 2007, 30 pages.
Simburger et al., “A Monolithic Transformer Coupled 5-W Silicon Power Amplifier with 59% PAE at 0.9 GHz”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1881-1892.
Small, “Medical Devices Demand Stringent Isolation Techniques”, EDN, Sep. 28, 2006, pp. 41-49.
Standard Handbook for Electrical Engineers, “Carrier Communication, Tone Multiplex Equipment”, Tenth Edition, McGraw-Hill, 1968, 2 Cover Sheets (unnumbered), pp. 15-75 and 15- 84, 15-85, no month.
Streetman, “Monolithic Device Elements”, Solid State Electronic Devices, Second Edition, Prentice-Hall, 1980, 2 Cover Sheets (unnumbered), pp. 346-347, no month.
Streetman, “Semiconductor Materials” and “Monolithic Device Elements”, Solid State Electronic Devices, Third Edition, Prentice Hall, 1990, pp. 1-2 and p. 355, no month.
Sugawara et al., “1.5 Gbps, 5150 ppm Spread Spectrum SerDes PHY with a 0.3 mW, 1.5 Gbps Level Detector for Serial ATA”, IEEE 2002 Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 2002, pp. 60-63.
Sze, “Physics and Properties of Semiconductors--A Resume”, Physics of Semiconductor Devices, Second Edition, John Wiley & Sons, 1981, 2 Cover Sheets (unnumbered), and p. 7, no month.
Tabisz et al., “Zero-Voltage-Switched Quasi-Resonant Buck and Flyback Converters-Experimental Results at 10MHz”, IEEE Transactions on Power Electronics, vol. 4, No. 2, Apr. 1989, pp. 194-204.
Tang, et al., “A Low-Profile Low-Power Converter with Coreless PCB Isolation Transformer”, IEEE Transactions on Power Electronics, vol. 16, No. 3, May 2001, pp. 311-315.
Tang, et al., “A Low-Profile Wide-Band Three-Port Isolation Amplifier with Coreless Printed-Circuit-Board (PCB) Transformers”, IEEE Transactions on Industrial Electronics, vol. 48, No. 6, Dec. 2001, pp. 1180-1187.
Texas Instruments, “3.3-V / 5-V High-Speed Digital Isolators”, ISO721 / ISO722 datasheet, Jan. 2006 (revised Feb. 2007), 24 pages.
Texas Instruments, “Dual Digital Isolators”, 1507220 / 1507221 datasheet, Jul. 2006 (revised Aug. 2007), 25 pages.
Texas Instruments, “Quad Digital Isolators”, ISO7240 / ISO7241 / ISO7242 datasheet, Sep. 2007 (revised Dec. 2007), 25 pages.
Tsang et al., “Design, Fabrication, and Performance of Spin-Valve Read Heads for Magnetic Recording Applications”, IBM J. Res. Develop, vol. 42, No. 1, Jan. 1998, pp. 103-116.
Tse et al., “Analysis and Spectral Characteristics of a Spread-Spectrum Technique for Conducted EMI Suppression”, IEEE Transactions on Power Electronics, vol. 15, No. 2, Mar. 2000, pp. 399-410.
Walker et al., “An Isolated MOSFET Gate Driver”, Australasian Universities Power Engineering Conference (AUPEC '96), Oct. 1996, pp. 175-180.
Wedlock et al., “Capacitors”, Electronic Components and Measurements, Prentice-Hall, 1969, 4 Cover Sheets (unnumbered), and p. 89, no month.
Wolf, “Silicon Processing for the VLSI Era, vol. 2: Process Integration”, Lattice Press, 1990, 2 Cover Sheets (unnumbered), pp. 66-69, no month.
Zhou et al., “A Fully Integrated CMOS 900MHz LNA Utilizing Monolithic Transformers”, IEEE International Conference on Solid-State Circuits, Feb. 5-7, 1998, Digest of Technical Papers, pp. 132-133.
Zhou et al., “Monolithic Transformers and Their Application in a Differential CMOS RF Low-Noise Amplifier”, IEEE Journal of Solid State Circuits, vol. 33, No. 12, Dec. 1998, pp. 2020-2027.
Related Publications (1)
Number Date Country
20160126724 A1 May 2016 US