Claims
- 1. A signal processing circuit for a moving detection circuit comprising, a coefficient generator connected to an output of a moving detection circuit, characterized by said coefficient generator comprising: (a) a plurality of one bit delay devices connected in series with a first one receiving the output of said moving detection circuit, said plurality of one bit delay devices having a plurality of output terminals; (b) an adder connected to said plurality of output terminals so as to add the output signals from said plurality of one bit delay devices, and further comprising a time base filter, said time base filter formed with a first one sampling time delay memory, first and second frame memories connected in series to said output of said first one sampling time delay memory, and switching means connected to said moving detection circuit and to an output of said second frame memory so as to selectively supply signals to the input of said one sampling time delay memory.
- 2. A signal processing circuit for a moving detection circuit according to claim 1, wherein said first one sampling time delay memory is a D type flip-flop.
- 3. A signal processing circuit for a moving detection circuit according to claim 1, wherein said time base filter further comprises a second one sampling time delay memory which is connected to an output of said first frame memory, a third one sampling time delay memory connected to the output of said second frame memory, a fourth one sampling time delay memory connected to said moving detection circuit, and an OR gate connected to the outputs of said second, third and fourth one sampling time delay memories.
- 4. A signal processing circuit for a moving detection circuit according to claim 3, wherein said second, third and fourth one sampling time delay memories are D type flip-flops, respectively.
- 5. A signal processing circuit for a moving detection circuit comprising a coefficient generator connected to an output of a moving detection circuit, including (1) a level comparator connected between said moving detection circuit and said coefficient generator; (2) threshold voltage switching means with its output is connected to said level comparator, and, further comprising vertical edge detection means which receives a luminance signal, a vertical absolute value means connected to the output of said vertical edge detection means, a vertical level comparator connected to the output of said vertical absolute value means, and means for controlling said threshold voltage switching means connected to receive the output of said vertical level comparator.
- 6. A signal processing circuit for a moving detection circuit comprising a coefficient generator connected to an output of a moving detection circuit, including (1) a level comparator connected between said moving detection circuit and said coefficient generator; (2) threshold voltage switching means with its output is connected to said level comparator, and, further comprising horizontal edge detection means which receives a luminance signal, a horizontal absolute value means connected to the output of said horizontal edge detection means, a horizontal level comparator connected to receive the output of said horizontal absolute value means, and means for controlling said threshold voltage switching means connected to receive the output of said horizontal level comparator.
- 7. A signal processing circuit for a moving detection circuit comprising a coefficient generator connected to an output of a moving detection circuit, including (1) a level comparator connected between said moving detection circuit and said coefficient generator; (2) threshold voltage switching means with its output is connected to said level comparator, and, further comprising a vertical edge detection means which receives a luminance signal, a horizontal edge detection means supplied with a luminance signal, a vertical absolute value means connected to receive the output of said vertical edge detection means, a horizontal absolute value means connected to receive the output of said horizontal edge detection means, a vertical level comparator connected to receive the output of said vertical absolute value means, a horizontal level comparator connected to receive the output of said horizontal absolute value means, and a logic circuit connected to receive the outputs of said vertical level comparator and said horizontal level comparator and producing an output for controlling the threshold voltage of said switching means.
- 8. A signal processing circuit for a moving detection circuit according to claim 7, wherein said logic circuit is responsive to the vertical edge and the horizontal edge, respectively, and said threshold voltage switching means supplies different voltages for the conditions when both vertical and horizontal edges occur and when neither one of of the vertical and horizontal edges occur.
- 9. A signal processing circuit for a moving detection circuit according to claim 7, wherein said logic circuit is responsive to vertical edges and horizontal edges, respectively, so that said threshold voltage switching means supplies three different voltages which depend upon the combination of the existence and the nonexistence of vertical and horizontal edges.
- 10. A signal processing circuit for a moving detection circuit according to claim 9, wherein said three different voltages are high in the case when both vertical and horizontal edges occur and low in the case when neither one of said vertical and horizontal edges occur.
- 11. A signal processing circuit for a moving detection circuit comprising a coefficient generator connected to an output of a moving detection circuit, characterized by: (A) a level comparator which is connected between said moving detection circuit and said coefficient generator; (B) an isolated-point eliminating circuit connected between said level comparator and said coefficient generator; (C) a time base filter connected between said isolated-point eliminating circuit and said coefficient generator, and, wherein said isolated-point eliminating circuit comprises a pair of series connected one sampling time delay memories, and an AND circuit which is supplied with signals from input and output terminals of said pair of one sampling time delay memories.
Priority Claims (4)
| Number |
Date |
Country |
Kind |
| 63-183205 |
Jul 1988 |
JPX |
|
| 63-185169 |
Jul 1988 |
JPX |
|
| 63-185268 |
Jul 1988 |
JPX |
|
| 63-187295 |
Jul 1988 |
JPX |
|
BACKGROUND OF THE INVENTION
CROSS-REFERENCES TO RELATED APPLICATIONS
This application is related to application entitled "MOVING DETECTOR CIRCUIT" in which the inventors are H. Motoe, H. Kawashima and M. Tokunara assigned to the assignee of the present application identified as U.S. Ser. No. 07/379,054.
1. Field of the Invention
The present invention relates generally to a moving detection circuit and more particularly to a signal processing circuit for use with a moving detection circuit for processing a moving detection signal which is applied to a television receiver such as a so-called improved definition television receiver (IDTV) for providing improved image quality by carrying out a movement-adaptive type scanning line interpolation or the like.
2. Description of the Prior Art
FIG. 1 is a block diagram showing an example of a prior art television receiver.
Referring to FIG. 1, a video signal which is applied to an input terminal 62 is supplied to an analog-to-digital (A/D) converter 63, in which it is converted to a digital video signal. The digital video signal is then fed to a Y/C separating circuit 64, in which it is separated to provide a luminance signal Y and a chrominance signal C. The sampling frequency of the A/D converter 64 is selected to be, for example, 14 MHz.
The luminance signal Y from the Y/C separating circuit 64 is supplied to a scanning line interpolating circuit 65Y. The chrominance signal C from the Y/C separating circuit 64 is supplied to a chroma decoder 66, in which it is decoded to provide a time-division signal of R-Y/B-Y of red and blue color difference signals R-Y and B-Y. The time-division signal R-Y/B-Y from the chroma decoder 66 is supplied to a scanning line interpolating circuit 65C. The scanning line interpolating circuits 65Y and 65C generate interpolating scanning line signals Yc and Rc-Yc/Bc-Yc in addition to the main scanning line signals Ym and Rm-Ym/Bm-Ym simultaneously.
The luminance signal Y from the Y/C separating circuit 64 is supplied to a moving detection circuit 50. The moving detection signal from the moving detection circuit 50 is supplied to a coefficient generator 51. The value K of the multipliers in the scanning line interpolating circuits 65Y and 65C is generated by the coefficient generator 51, and the value K is changed in response to the level of the moving detection signal. For example, K=0 for the still picture portion and the maximum value of K is 1.
The moving detection circuit 50 will be described more fully with reference to FIG. 2.
Referring to FIG. 2, the luminance signal Y from the Y/C separating circuit 64 (see FIG. 1) is supplied to a circuit comprising field memories 401 and 402 connected in series and each form a delay line. The delay time of the series circuit of the field memories 401 and 402 is represented as one frame (263H+262H).
The input signal to the field memory 401 and the output signal from the field memory 402 are supplied to a subtracter 403, in which they are subtracted from each other. The frame difference signal from the subtracter 403 is supplied to a low-pass filter 404, in which the high band noise component and the dot interference component are removed. The thus processed signal from the low-pass filter 404 is supplied to an absolute value circuit 405 in which the signal is converted to an absolute value signal. The output signal from the absolute value circuit 405 is used as the moving detector signal. Japanese Laid-OPen Patent No. 55-8124 discloses the above technique in which the movement is detected from the frame difference signal.
The scanning line interpolating circuit 65Y is constructed, for example, as shown in FIG. 3.
Referring to FIG. 3, the luminance signal Y which is delivered from the Y/C separating circuit 64 (see FIG. 1) is supplied to a line memory 601 which forms a delay line which has a delay time of 1H (one horizontal line period). The input and output signals of line memory 601 are supplied to an adder 602, in which they are added and averaged. The output signal from the adder 602 is multiplied by K (K.ltoreq.1) by a multiplier 603, and is then fed to an adder 604.
The luminance signal Y from the Y/C separating circuit 64 (FIG. 1) is also supplied to a field memory 605 which forms a delay line. The delay time of the field memory 605 is selected to be 263H. The output signal from the field memory 605 is multiplied by 1-K) by a multiplier 606, and is then fed to the adder 604.
FIG. 4 shows a scanning line structure from a time-vertical surface standpoint. In FIG. 4, an open circle represents the scanning line of each field. Assuming that h is the above-mentioned input signal, i is the output signal of the line memory 601 and that j is the output signal of the field memory 605, and these signals h to j are arranged to have a positional relationship shown in FIG. 4.
In the scanning line interpolating circuit 65Y, the output signal (h.sub.2 +i) of the adder 602 becomes an interpolating scanning line signal representing the real moving picture portion, while the output signal j of the field memory 605 becomes the interpolating scanning line signal representing the still picture portion. The adder 604 generates as a result an interpolating scanning line signal Yc in which the interpolating scanning line signals of the real moving picture and of the still picture portion are added at a ratio corresponding to the amount of movement. The scanning line to be interpolated is located as shown by a broken line circuit in FIG. 4.
The input signal h is directly utilized as the main scanning line signal Ym.
The scanning line interpolating circuit 65C is similarly constructed and therefore need not be described.
Referring back to FIG. 1, the main scanning line signals Ym and Rm-Ym/Bm-Ym and the interpolating scanning line signals Yc and Rc-Yc/Bc-Yc from the scanning line interpolating circuits 65Y and 65C are supplied to timebase-compressing circuits 67Y and 67C, respectively. The timebase-compressing circuits 67Y and 67C time-compress each of the main scanning line signals Ym, Rm-Ym/Bm-Ym and the interpolating scanning line signals Yc, Rc-Yc/Bc-Yc by one half and they are then sequentially delivered at the outputs. In this case, the timebase-compressing circuit 67C separately generates red and blue color difference signals.
The double-speed luminance signal and color difference signals from the timebase-compressing circuits 67Y and 67C are supplied to digital-to-analog (D/A) converters 68Y, 68R and 68B, in which they are converted to analog signals, respectively.
The double-speed luminance signal and color difference signals from the D/A converters 68Y, 68R and 68B are supplied to a matrix circuit 73. The double-speed red, green and blue signals R, G and B from the matrix circuit 73 are supplied through amplifiers 74R, 74G and 74B to a color cathode ray tube (color CRT) 75, and a color image is displayed on the screen of the color CRT 75 according to the non-interlaced system which has double the usual number of scanning lines.
The moving detection signal from the moving detection circuit 50 shown in the example of FIG. 2 does not correspond to the amount of movement but it corresponds to the difference of signal levels. The coefficient K generated from the coefficient generator 51 corresponds therefore to the level difference and it is not directly related to the amount of movement. For example, with a very small amount of movement, it is frequently observed that the coefficient K is increased (or it is determined that the amount of movement is large).
For example, for the pulse-shaped moving detection signal which is similar to a noise component, the interpolation of the scanning line is carried out with a very large coefficient K, which causes an unnatural-looking picture.
Further, for example, when a portion which has a large luminance signal level difference relative to the background moves, the coefficient K rapidly rises so that the scanning line cannot be smoothly interpolated at the boundary portion between the still picture portion and the real moving picture portion. It is thus frequently observed that the boundary portion looks unnatural.
Furthermore, when the moving detection signal derived from the moving detection circuit 50 shown in FIG. 2 is used, if the edge moves little by little between several fields such as when a seated man is breathing, this edge looks as though it were a noise component so that the image quality is deteriorated.
To remove the above-mentioned disadvantage, it is proposed to expand the moving detection signal in the time direction by using a time base filter.
FIG. 5 illustrates an example of a time base filter which is of a finite impulse response (FIR) type.
Referring to FIG. 5, it will be seen that the moving detection signal from the moving detection circuit 50 is supplied to a series circuit of frame memories 31.sub.1, 31.sub.2, . . . each of which form a delay line. The input signal to the frame memory 31.sub.1 and the output signals from the frame memories 31.sub.1, 31.sub.2, . . . are added by an adder 32 and are amplitude-limited by a limiter 33. The moving detection signal, which has been expanded in the time direction and derived from the limiter 33, is supplied to the coefficient generator 51. Alternatively, the frame memories 31.sub.1, 31.sub.2, . . . might be formed of field memories.
FIG. 6 also shows an example of a time base filter which is of an infinite impulse response (IIR) type.
Referring to FIG. 6, it will be seen that the moving detection signal from the moving detection circuit 50 is supplied to an adder 41. The output signal from the adder 41 is supplied to a frame memory 42 which forms a delay line. The output signal from the frame memory 42 is supplied through a multiplier 43 to the adder 41, and a cyclic type time base filter is thus formed. The output signal from the frame memory 42 is amplitude-limited by a limiter 44, and the moving detection signal which has been expanded in the time direction and derived from the limiter 44, is fed to the coefficient generator 51.
According to the examples shown in FIGS. 5 and 6, the moving detection signal is expanded in the time direction by using time base filters, so that the above-mentioned deterioration of the image quality can be prevented.
The time base filter shown in the example of FIG. 5 is, however, formed of n bits so that the memory capacity is increased and also, the adder which is used is large-scaled. Thus, the scale of the circuit scale is increased. Further, to increase the time constant, it is necessary to increase the number of frame memories. As a result, it is impossible to provide a long time constant due to the restriction of the capacity of the memory.
In the time base filter shown in the example of FIG. 6, a long time constant can be selected but the bit number must be expanded to carry out the calculation. Thus, the expansion of the bit number leads to an increase of the memory capacity, which provides an increased circuit scale.
FIG. 7 illustrates an example of a prior art television receiver which employs a moving detection circuit, a level comparator, a time base filter, an isolated point eliminating circuit and a coefficient generator. In FIG. 7, like parts corresponding to those of FIG. 7 are marked with the same references and therefore need not be described.
Referring to FIG. 7, it will be seen that the moving detection signal from the moving detection circuit 50 is supplied to a level comparator 52. The level comparator 52 generates a signal of high level "1" when the moving detection signal is higher than a level of a reference level signal Vth and a signal of low level "0" when the moving detection signal is lower than the level of the reference level signal Vth. In other words, the moving detection signal is converted to a one bit signal by the level comparator 52.
The output signal of the level comparator 52 is supplied to the coefficient generator 51 via a time base filter 53 and an isolated-point eliminating circuit 54. The value K of the above-mentioned scanning line interpolating circuits 65Y and 65C is generated by the coefficient generator 51. The time base filter 53 is constructed similarly to the time base filters shown in FIG. 5 and 6.
The isolated-point eliminating circuit 54 is used to eliminate a moving detection signal produced by a jitter component and a noise component of the luminance signal system. The isolated-point eliminating circuit 54 is constructed, as for example, as shown in FIG. 8.
Referring to FIG. 8, the output signal from the time base filter 53 is supplied to a series circuit of D-type flip-flops 541 and 542 which form a delay line. In this case, the delay time of each of the D-type flip-flops 541 and 542 is selected to be one sampling period (1/14 MHz).
The input signal to the D-type flip-flop 541 and the output signals from the D-type flip-flops 541 and 542 are supplied to an AND circuit 543.
With the above-mentioned circuit arrangement, if the moving detection signal is at a high level "1" only during a period of less than two sampling periods, any one of the input signal to the D-type flip-flop 541 and the output signals from the D type flip-flops 541 and 542 go to low level "0" so that the AND circuit 543 produces no output signal. In other words, a portion which goes to high level "1" only during the period of less than two sampling cycles is determined as the isolated point and is thereby eliminated. Thus, the AND circuit 543 generates a moving detection signal in which the isolated-point is eliminated.
In the example shown in FIG. 7, the moving detection signal is converted to a one bit signal by the level comparator 52, in which a noise component of less than a predetermined level is suppressed.
In the prior art, the level of the reference level signal Vth in the level comparator 52 is fixed. If the level of the reference level signal Vth is determined to be a maximal value of a frame difference signal of, for example, a still picture source, then a detection error (the signal of high level "1" is generated as the still picture instead of the signal of low level "0") does not occur for the still picture. The problem is however presented in that the ability to detect movement in the real moving picture mode deteriorates. On the other hand, if the level of the reference level signal Vth is determined to be a level of a frame difference signal which represents, for example, a flat portion of a still picture source, although the ability for detecting the movement in the real moving picture mode is improved, a detection error occurs due to a noise component which is generated in the portion such as an edge portion or the like which has a high frequency component in the still picture mode.
Further, in the example shown in FIG. 7, the isolated-point eliminating circuit 54 is provided as the next stage after the time base filter 53. According to this circuit arrangement, the isolated-point cannot be satisfactorily eliminated which will be hereafter explained more fully.
When moving detection signals of N to N+5 frames have isolated-points P before they are processed by the time base filter 53 such as shown in FIG. 9, after being processed by the time base filter 53, the moving detection signals of N to N+5 frames have isolated-points P each of which is increased in width as shown in FIG. 10. Consequently, the wide isolated-points P cannot be identified as the isolated-points P by the isolated-point eliminating circuit 54 and they are directly delivered as the moving detection signals, thus the portions which are the real moving picture mode and the image quality will be deteriorated.
It is an object of the present invention to provide an improved signal processing circuit for use with a moving detection circuit which can remove the above-mentioned defects encountered with the prior art circuits.
More specifically, it is an object of the present invention to provide a signal processing circuit for a moving detection circuit which can obtain a moving detection signal which has been expanded in the time direction with a memory of small capacity and which uses a reduced bit number for logic calculation.
It is another object of the present invention to provide a signal processing circuit for a moving detection circuit which can interpolate scanning lines satisfactorily, to thus improve the image quality.
It is still another object of the present invention to provide a signal processing circuit for a moving detection circuit which can prevent detection errors.
It is still another object of the present invention to provide a signal processing circuit for a moving detection circuit which can prevent the moving detection ability from being deteriorated during the real moving picture mode.
It is a further object of the present invention to provide a signal processing circuit for a moving detection circuit which can satisfactorily eliminate so-called isolated-point problems.
In accordance with one aspect of the present invention, there is provided a signal processing circuit for a moving detection circuit which comprises a coefficient generator which is connected to an output of a moving detection circuit, characterized by;
The coefficient generator comprises:
(a) a plurality of one bit delay devices which are connected in series, and said plurality of one bit delay devices have a plurality of output terminals; and
(b) an adder is connected to said plurality of output terminals so as to add the output signals.
In accordance with other aspects of the present invention, there is provided a signal processing circuit for a moving detection circuit which comprises a coefficient generator which is connected to the output of a moving detection circuit, characterized by:
(1) a level comparator which is connected between said moving detection circuit and said coefficient generator; and
(2) threshold voltage switching means which are connected to said level comparator.
In accordance with a further aspect of the present invention, there is provided a signal processing circuit for a moving detection circuit which comprises a coefficient generator which is connected to the output of a moving detection circuit, characterized by:
(A) a level comparator which is connected between said moving detection circuit and said coefficient generator;
(B) an isolated-point eliminating circuit connected between said level comparator and said coefficient generator; and
(C) a time base filter connected between said isolated-point eliminating circuit and said coefficient generator.
These and other objects, features and advantages of the present invention will be apparent in the following detailed description of preferred embodiments when read in conjunction with the accompanying drawings, in which like reference numerals identify the same or similar parts in the several views.
US Referenced Citations (8)
Patent Grant
4941046
