Silicon optical device

Information

  • Patent Grant
  • 7672558
  • Patent Number
    7,672,558
  • Date Filed
    Monday, January 12, 2004
    20 years ago
  • Date Issued
    Tuesday, March 2, 2010
    14 years ago
Abstract
An optical device can be fabricated by forming a silicon rib, such as a poly-silicon rib, on a SOI substrate so that a portion of the SOI substrate is exposed, and by forming silicon spacers, such as amorphous or poly-silicon spacers, that round off corners of the silicon rib.
Description
TECHNICAL FIELD OF THE INVENTION

The present invention relates to optical devices such as optical waveguides.


BACKGROUND OF THE INVENTION

Optical devices such as optical waveguides can be fabricated in Silicon-on-Insulator (SOI) films in configurations that are compatible with integrated circuit structures. One promising implementation, which has been described elsewhere, involves the use of a single crystal SOI film and the formation of a thin poly-silicon upper layer deposited on the SOI film. In this implementation, the thin poly-silicon upper layer is patterned to form the light guiding element or patterned with the SOI film to form SOI/poly composite light guiding features. Poly-silicon alone can also guide light. However, the additional crystalline silicon is desirable to minimize optical losses.


Unfortunately, modern silicon etch systems and processes are optimized so as to prepare vertical features that closely match the dimensions of the masking film. Such vertical features are efficient and necessary for fabricating poly-silicon gates for advanced microelectronics, but the sharp edges of the vertical features can degrade performance in optical device structures such as optical waveguides. Also, patterning using these silicon etch systems and processes can contribute to irregular edges, especially when applied to polycrystalline films.


An optical device according to one embodiment of the present invention has an upper silicon or poly-silicon feature with rounded corners. Rounding the corners of the upper silicon poly-silicon feature improves the performance of optical devices such as optical waveguides.


SUMMARY OF THE INVENTION

In accordance with one aspect of the present invention, a method of making an optical device comprises the following: forming a silicon island of the optical device such that the silicon island has side walls; and, forming silicon spacers along the side walls in order to round off corners of the silicon island.


In accordance with another aspect of the present invention, a method of making an optical device comprises the following: forming a silicon island of the optical device, wherein the silicon island comprises vertical walls; and, forming amorphous silicon spacers along the vertical walls of the silicon island so as to round off the corners of the silicon island.


In accordance with still another aspect of the present invention, a method of making an opto-electronic integrated circuit comprises the following: forming a silicon rib on a SOI substrate so that a portion of the SOI substrate is exposed and so that the silicon rib has side walls; implanting a well in the SOI substrate; forming an oxide layer over the silicon rib, the exposed SOI substrate, and the implanted well; forming a silicon layer over the oxide layer; and, anisotropically etching the silicon layer so as to leave a gate over the well and silicon spacers along the side walls of the silicon rib so as to round off corners of the silicon rib.


In accordance with yet another aspect of the present invention, an optical device comprises a SOI structure, a poly-silicon feature on the SOI structure, and silicon spacers. The poly-silicon feature has a top surface, vertical side walls, and corners joining the top surface and the vertical side walls. The silicon spacers are provided along the vertical side walls to round off the corners of the poly-silicon feature.


In accordance with a further aspect of the present invention, an opto-electronic device comprises a SOI structure, an optical device formed on the SOI structure, an electronic device, and silicon spacers. The optical device comprises a surface and vertical side walls and corners joining the surface and the vertical side walls. The electronic device is formed on the SOI structure. The silicon spacers are provided along the vertical side walls to round off the corners of the optical device.





BRIEF DESCRIPTION OF THE DRAWINGS

These and other features and advantages of the present invention will become more apparent from a detailed consideration of the invention when taken in conjunction with the drawings in which:



FIG. 1 illustrates a SOI structure having a poly-silicon layer formed thereon;



FIG. 2 illustrates the poly-silicon layer of FIG. 1 after patterning;



FIG. 3 illustrates an oxide layer formed over the exposed silicon layer and the patterned poly-silicon layer shown in FIG. 2;



FIG. 4 illustrates a second conformal amorphous or poly silicon layer deposited over the oxide layer of FIG. 3;



FIG. 5 illustrates the poly-silicon spacers that remain after etching;



FIG. 6 illustrates a first embodiment of an opto-electronic device having spacers according to the present invention; and,



FIG. 7 illustrates a second embodiment of an opto-electronic device having spacers according to the present invention.





DETAILED DESCRIPTION

As shown in FIG. 1, a composite optical device 10 is fabricated by first depositing a poly-silicon layer 12 on a SOI structure 14. If desired, a thin dielectric may be provided between the poly-silicon layer 12 and SOI structure 14 to help confine dopants and to facilitate poly patterning. This dielectric may be a gate oxide and may have a thickness of 30-100 Å. The poly-silicon layer 12 is preferably, although not necessarily, as crystalline as possible to minimize losses and is indexed-matched to the SOI structure 14 to allow uniform expansion of a light beam into the poly-silicon layer 12 from the SOI structure 14.


As is typical, the SOI structure 14 includes a silicon handle wafer 16, a buried oxide layer 18 formed over the silicon handle wafer 16, and a silicon layer 20 formed over the buried oxide layer 18. The silicon layer 20, for example, may be formed from single crystal silicon. Also, the thickness of the poly-silicon layer 12, for example, may be on the order of 1200-1600 Å. Similarly, the thickness of the SOI structure 14, for example, may be on the order of 1200-1600 Å.


As shown in FIG. 2, the poly-silicon layer 12 is patterned to form the appropriate features, such as a poly-silicon rib 22, of a desired optical device. In terms of an optical waveguide, the poly-silicon layer 12 is patterned to form, or to contribute to the formation of, a light guiding rib of the optical waveguide. The poly-silicon rib 22 may be formed, for example, by placing an appropriate mask over the poly-silicon layer 12, and by applying an etchant to remove the unwanted poly-silicon. The poly-silicon layer 12 may be etched selectively with respect to the underlying (oxidized) SOI structure 14. A dry etchant, such as a plasma, may be used for this purpose to maximize control.


As shown in FIG. 3, an oxide layer 24 is formed over the exposed silicon layer 20 and the poly-silicon rib 22. The oxide layer 24 may have a thickness, for example, of approximately 30 to 100 Å. The oxide layer 24 is used as an etch stop during the subsequent etching described below. The oxide layer 24 can also provide gate oxide for other devices formed on the SOI structure 14. The oxide layer 24, however, may be omitted if desired. Other dielectric materials such as silicon nitride could be used in place of the oxide in the oxide layer 24.


As shown in FIG. 4, a conformal amorphous or poly-silicon layer 26 is deposited over the oxide layer 24. The thickness of the conformal amorphous or poly-silicon layer 26, for example, may be on the order of 2000 to 3000 Å. As shown in FIG. 5, the conformal amorphous or poly-silicon layer 26 is anisotropically etched until the material is removed from all horizontal surfaces, leaving amorphous or poly-silicon spacers 28 and 30 along the side walls of the original poly-silicon rib 22. These amorphous or poly-silicon spacers 28 and 30 round the corners of the poly-silicon rib 22, thus reducing the optical losses and improving the performance of the optical device 10.


The process described above does not rely on complex isotropic/anisotropic etching, oxidation, potentially damaging chemical mechanical planarization (CMP), or physical sputtering processes that are available in a typical fabrication facility. The process described above instead utilizes simple poly or amorphous silicon deposition and anisotropic etching processes to create a composite silicon structure with the necessary rounded edges.


Producing an optical waveguide or other optical device with rounded corners and with acceptable control and repeatability in a device compatible process flow is not easily accomplished by modern fabrication tools. Silicon etchers are designed and conditioned to etch vertical wall features. Older resist erosion techniques utilize oxygen containing chemistries that are not compatible with poly-silicon to oxide selectivity requirements. Wet-dry etching processes require special masks and protection for the silicon regions, and suffer from poor control and edge uniformity. Oxidation processes do not produce the desired rounding. CMP techniques are subject to pattern density variations.


The spacers and the process of forming these spacers as described herein, however, produces the desired rounded corners and/or reduces or eliminates the problems of the other processes described herein.


The spacers can be implemented along portions of the SOI or SOI/poly wave guide to reduce edge non-uniformities and round corners to minimize losses. Spacers are also useful for facilitating light transmission from a SOI waveguide to a composite SOI/poly-silicon waveguide.


Certain modifications of the present invention have been discussed above. Other modifications will occur to those practicing in the art of the present invention. For example, the process described herein is very compatible with the formation of integrated opto-electronic devices. If desired, the poly-silicon layer 12 can be deposited and patterned to form the poly-silicon rib 22 and can also be deposited and patterned over a suitable well region or regions. If desired, the well region or regions can be suitably implanted, and an oxide layer (such as the oxide layer 24) can be grown to also form a gate oxide. The conformal amorphous or poly-silicon layer 26 can be deposited, masked, and etched to form not only the amorphous or poly-silicon spacers 28 and 30, but also one or more gates of electronic devices.


Moreover, because the process disclosed herein can utilize planar isolation such as shallow trench isolation, the amorphous or poly-silicon spacers 28 and 30 can be left around the poly-silicon rib 22 without compromising the fidelity of the gate pattern. The process sequence can then continue along the conventional flow.


An opto-electronic device 50 using shallow trench isolation and having poly-silicon spacers at appropriate edges is shown in FIG. 6. The opto-electronic device 50 is fabricated by first depositing a poly-silicon layer 52 on a SOI structure 54. If desired, a thin dielectric may be provided between the poly-silicon layer 52 and SOI structure 54 to help confine dopants and to facilitate poly patterning. The SOI structure 54 includes a silicon handle wafer 56, a buried oxide layer 58 formed over the silicon handle wafer 56, and a silicon layer 60 formed over the buried oxide layer 58. The silicon layer 60, for example, may be formed from single crystal silicon. Shallow trenches 62 and 64 are formed in the silicon layer 20 resulting in silicon islands 66, 68, and 70. The poly-silicon layer 52 is patterned to form a poly-silicon rib 72 of an optical device 74 and a poly-silicon gate 76 of an electronic device 78. The poly-silicon rib 72 is thus formed on the silicon island 68, and the poly-silicon gate 76 is formed on the silicon island 70. Moreover, the poly-silicon rib 72 and the poly-silicon gate 76 may themselves be referred to as silicon islands, albeit poly-silicon islands. The electronic device 78 may also include silicide regions 80, 82, and 84 and oxide spacers 86 and 88. Finally, the optical device 74 includes poly-silicon spacers 90 and 92 as described above. Moreover, because the requirements of the optical device 74 and of the electronic device 78 may differ, it can be difficult to create the optical devices and gates of electronic devices in the same poly-silicon layer. If so, a second poly-silicon (spacer) layer can be used to construct the gates.


As shown in FIG. 7, the vertical edges of the silicon island 68 of the optical device 74 may also be provided with poly-silicon spacers 94 and 96. The silicon island 68, for example, can be used to also guide light.


The present invention can be used in connection with optical devices other than optical waveguides. For example, the present invention can also be used in connection with optical modulators, optical switches, etc.


Accordingly, the description of the present invention is to be construed as illustrative only and is for the purpose of teaching those skilled in the art the best mode of carrying out the invention. The details may be varied substantially without departing from the spirit of the invention, and the exclusive use of all modifications which are within the scope of the appended claims is reserved.

Claims
  • 1. A method of making an optical device comprising: forming a silicon island on an SOI structure of the optical device such that the silicon island has side walls, wherein the forming of a silicon island comprises forming a silicon rib on a SOI substrate so that a portion of the SOI substrate is exposed and so that the silicon rib has side walls, andforming silicon spacers along the side walls in order to round off corners of the silicon island, wherein the silicon spacers comprise poly-silicon or amorphous silicon, and wherein the forming of silicon spacers comprises: forming a silicon layer over the silicon rib and the exposed SOI substrate; andremoving the silicon layer so as to provide silicon spacers along the side walls in order to round off corners of the silicon rib.
  • 2. The method of claim 1 wherein the removing of the silicon layer comprises anisotropically etching the silicon layer so as to leave the silicon spacers along the side walls in order to round off the corners of the silicon rib.
  • 3. The method of claim 2 wherein the forming of a silicon rib on a SOI substrate comprises: forming a poly-silicon layer over the SOI substrate;masking the poly-silicon layer; andetching the poly-silicon layer to form a poly-silicon rib.
  • 4. The method of claim 2 wherein the forming of a silicon layer over the silicon rib and the exposed SOI substrate comprises: forming a conformal oxide layer over the rib and the exposed SOI substrate; andforming a conformal poly-silicon layer over the oxide layer.
  • 5. The method of claim 4 wherein the forming of a silicon rib on a SOI substrate comprises: forming a poly-silicon layer over the SOI substrate;masking the poly-silicon layer; andetching the poly-silicon layer to form a poly-silicon rib.
  • 6. The method of claim 1 wherein the forming of a silicon rib on a SOI substrate comprises forming a poly-silicon rib on a SOI substrate so that a portion of the SOI substrate is exposed and so that the poly-silicon rib has side walls.
  • 7. The method of claim 6 wherein the removing of the silicon layer comprises anisotropically etching the silicon layer so as to leave the silicon spacers along the side walls in order to round off the corners of the poly-silicon rib.
  • 8. The method of claim 1 wherein the optical device comprises an optical waveguide.
  • 9. The method of claim 1 wherein the SOI substrate comprises a silicon handle wafer, a buried oxide layer over the silicon handle wafer, and a single crystal silicon layer over the buried oxide layer.
  • 10. The method of claim 9 wherein the forming of a silicon rib on a SOI substrate comprises forming a poly-silicon rib on the single crystal silicon so that a portion of the single crystal silicon is exposed and so that the poly-silicon rib has side walls.
  • 11. The method of claim 10 wherein the removing of the silicon layer comprises anisotropically etching the silicon layer so as to leave the silicon spacers along the side walls in order to round off the corners of the poly-silicon rib.
  • 12. The method according to claim 1, wherein the silicon island is a silicon rib;wherein the method further comprises, after forming the silicon island and before forming the silicon spacers, implanting a well in the SOI substrate; andforming an oxide layer over the silicon rib, the exposed SOI substrate, and the implanted well; andwherein the forming a silicon layer over the silicon rib and the exposed SOI substrate comprises forming a silicon layer over the oxide layer; andwherein the removing the silicon layer comprises anisotropically etching the silicon layer so as to leave a gate over the well and silicon spacers along the side walls of the silicon rib so as to round off corners of the silicon rib.
  • 13. The method of claim 12 wherein the silicon rib comprises a poly-silicon rib.
  • 14. The method of claim 12 wherein the silicon spacers comprise poly-silicon spacers.
  • 15. The method of claim 12 wherein the silicon spacers comprise amorphous silicon spacers.
US Referenced Citations (143)
Number Name Date Kind
4234357 Scheppele Nov 1980 A
4315693 Walker Feb 1982 A
4673293 Sanders Jun 1987 A
4886345 Popek Dec 1989 A
4958898 Friedman et al. Sep 1990 A
5029978 Curtis et al. Jul 1991 A
5090810 Malvern Feb 1992 A
5143577 Haas et al. Sep 1992 A
5163118 Lorenzo et al. Nov 1992 A
5383048 Seaver Jan 1995 A
5408566 Eda et al. Apr 1995 A
5429981 Gardner et al. Jul 1995 A
5500544 Park et al. Mar 1996 A
5696662 Bauhahn Dec 1997 A
5793060 Morikawa Aug 1998 A
5841931 Foresi et al. Nov 1998 A
5861651 Brasen et al. Jan 1999 A
5908305 Crampton et al. Jun 1999 A
6063299 Drake et al. May 2000 A
6108212 Lach et al. Aug 2000 A
6147362 Keyser Nov 2000 A
6150266 Lin et al. Nov 2000 A
6270604 McCallion et al. Aug 2001 B1
6311003 Dubey et al. Oct 2001 B1
6323985 Maloney Nov 2001 B1
6372609 Aga et al. Apr 2002 B1
6418999 Yanagita et al. Jul 2002 B1
6493089 Numai Dec 2002 B2
6493502 Deliwala Dec 2002 B1
6526187 Deliwala Feb 2003 B1
6546538 Rubdi et al. Apr 2003 B1
6566155 Numai May 2003 B1
6603166 Fechner et al. Aug 2003 B2
6603889 Deliwala Aug 2003 B2
6608945 Deliwala Aug 2003 B2
6611636 Deliwala Aug 2003 B2
6625348 Deliwala Sep 2003 B2
6627954 Seefeldt Sep 2003 B1
6646747 Deliwala Nov 2003 B2
6654511 Deliwala Nov 2003 B2
6656747 Sameshima Dec 2003 B2
6658173 Delwala Dec 2003 B2
6671443 Deliwala Dec 2003 B2
6690844 Deliwala Feb 2004 B2
6690863 Deliwala Feb 2004 B2
6693225 Boyer et al. Feb 2004 B2
6738546 Deliwala May 2004 B2
6743662 Fathimulla et al. Jun 2004 B2
6748125 Deliwala Jun 2004 B2
6760498 Delwala Jul 2004 B2
6816636 Cole et al. Nov 2004 B2
6819814 Forrest et al. Nov 2004 B2
6823112 Deliwala Nov 2004 B2
6826320 Deliwala Nov 2004 B2
6842546 Deliwala Jan 2005 B2
6845198 Montgomery et al. Jan 2005 B2
6850683 Lee et al. Feb 2005 B2
6868214 Sakata et al. Mar 2005 B1
6869881 Deliwala Mar 2005 B2
6879751 Deliwala Apr 2005 B2
6888219 Keyser May 2005 B2
6890450 Naydenkov et al. May 2005 B2
6891685 Deliwala et al. May 2005 B2
6891985 Delwala May 2005 B2
6895136 Deliwala May 2005 B2
6897498 Gothoskar et al. May 2005 B2
6898352 Deliwala May 2005 B2
6912330 Deliwala Jun 2005 B2
6917727 Gunn, III et al. Jul 2005 B2
6917730 Ghiron et al. Jul 2005 B2
6919238 Bohr Jul 2005 B2
6934444 Ghiron et al. Aug 2005 B2
6944369 Deliwala Sep 2005 B2
6947615 Deliwala Sep 2005 B2
6963118 Deliwala et al. Nov 2005 B2
6968110 Patel et al. Nov 2005 B2
6980720 Gothoskar et al. Dec 2005 B2
6987910 Shappir et al. Jan 2006 B2
6990257 Gunn et al. Jan 2006 B2
6993225 Patel et al. Jan 2006 B2
6993243 Delwala Jan 2006 B2
7000207 Gothoskar et al. Feb 2006 B2
7003196 Ghiron et al. Feb 2006 B2
7013067 Ghiron et al. Mar 2006 B2
7020364 Ghiron et al. Mar 2006 B2
7079742 Gunn et al. Jul 2006 B1
7118682 Patel et al. Oct 2006 B2
7149388 Keyser et al. Dec 2006 B2
7177489 Keyser et al. Feb 2007 B2
7217584 Yue et al. May 2007 B2
20020003650 Usami et al. Jan 2002 A1
20020164143 Csutak et al. Nov 2002 A1
20020172464 Delwala Nov 2002 A1
20020185675 Furukawa Dec 2002 A1
20030026513 Deliwala Feb 2003 A1
20030026571 Bazylenko Feb 2003 A1
20030054639 Deliwala Mar 2003 A1
20030059190 Gunn, III et al. Mar 2003 A1
20030063364 Kambe Apr 2003 A1
20030081924 Yegnanarayanan et al. May 2003 A1
20030098289 Zheng et al. May 2003 A1
20030102079 Kalvesten et al. Jun 2003 A1
20030151793 Sugiyama et al. Aug 2003 A1
20030184950 Nakamura Oct 2003 A1
20030207215 Xu et al. Nov 2003 A1
20030223671 Morse Dec 2003 A1
20040002197 Fathimulla et al. Jan 2004 A1
20040021157 Yue et al. Feb 2004 A1
20040041232 Keyser Mar 2004 A1
20040126051 Bruel Jul 2004 A1
20040151463 Talin et al. Aug 2004 A1
20040190826 Ghiron et al. Sep 2004 A1
20040207016 Patel et al. Oct 2004 A1
20040223768 Shastri et al. Nov 2004 A1
20040240822 Patel et al. Dec 2004 A1
20040258347 Gothoskar et al. Dec 2004 A1
20050094938 Ghiron et al. May 2005 A1
20050094939 Ghiron et al. May 2005 A1
20050110108 Patel et al. May 2005 A1
20050123232 Piede et al. Jun 2005 A1
20050123259 Gunn et al. Jun 2005 A1
20050135727 Piede et al. Jun 2005 A1
20050152658 Keyser Jul 2005 A1
20050175286 Patel et al. Aug 2005 A1
20050179986 Gothoskar et al. Aug 2005 A1
20050189591 Gothoskar et al. Sep 2005 A1
20050194990 Gothoskar et al. Sep 2005 A1
20050201683 Ghiron et al. Sep 2005 A1
20050207691 Keyser et al. Sep 2005 A1
20050207704 Keyser et al. Sep 2005 A1
20050213873 Piede et al. Sep 2005 A1
20050214989 Keyser Sep 2005 A1
20050220405 Shappir et al. Oct 2005 A1
20050236619 Patel et al. Oct 2005 A1
20050289490 Shastri et al. Dec 2005 A1
20060018597 Piede et al. Jan 2006 A1
20060038144 Maddison Feb 2006 A1
20060063679 Yue et al. Mar 2006 A1
20060083144 Piede et al. Apr 2006 A1
20070000862 Patel et al. Jan 2007 A1
20070101927 Keyser et al. May 2007 A1
20070109549 Sanders et al. May 2007 A1
20070133003 Sanders et al. Jun 2007 A1
Foreign Referenced Citations (9)
Number Date Country
2 355 312 Apr 2001 GB
404154178 May 1992 JP
06029314 Apr 1994 JP
WO 02069026 Sep 2002 WO
WO 03023468 Mar 2003 WO
WO 03077015 Sep 2003 WO
WO 2004088394 Oct 2004 WO
WO 2004088396 Oct 2004 WO
WO 2004095112 Nov 2004 WO
Related Publications (1)
Number Date Country
20050152658 A1 Jul 2005 US