Number | Name | Date | Kind |
---|---|---|---|
5084891 | Ariyavisitakul et al. | Jan 1992 | A |
5323403 | Elliott | Jun 1994 | A |
5499224 | Sanada | Mar 1996 | A |
5878057 | Maa | Mar 1999 | A |
6009547 | Jaquette et al. | Dec 1999 | A |
6195780 | Dravida et al. | Feb 2001 | B1 |
Entry |
---|
Sait, et al. ‘Hardware design and VLSI implementation of a byte-wise CRC generator chip,’ IEEE Transactions on Consumer Electronics, Feb. 1995, pp: 195-200, vol. 41, Issue: 1.* |
Simpson, W., Editor, “PPP in HDLC-like Framing”, STD 51, RFC 1662, Daydreamer, Jul. 1994, http://www.faqs.org/rfcs/rfc1662.html, pp. 1-18. |
Ganssle, Jack, Software by Design: “Computing CRCs in Parallel,” Circuit Cellar Ink, Jun./Jul. 1989, pp. 55, 56, 58, and 59. |