Claims
- 1. A single polysilicon memory cell, comprising:
- a P-substrate;
- a P-well disposed within said P-substrate;
- an NMOS transistor disposed within said P-well; and
- an N.sup.+ control gate disposed in said P-well;
- an electrically isolated polysilicon gate in common with said NMOS transistor and said N.sup.+ control gate for operating as a floating gate in common with said NMOS transistor and said N.sup.+ control gate;
- said N.sup.+ control gate further comprising a P-channel punch-through implant region for increasing the capacitive coupling ratio to improve programming and erasing efficiency within said single polysilicon memory cell.
- 2. The single polysilicon memory cell of claim 1, wherein said N.sup.+ control gate comprises a phosphorous implant region.
- 3. The single polysilicon memory cell of claim 1, wherein said N.sup.+ control gate comprises an arsenic implant region.
- 4. The single polysilicon memory cell of claim 1, wherein said N.sup.+ control gate is formed with no processing steps in addition to that required for forming said NMOS transistor, said N.sup.+ control gate, and said electrically isolated polysilicon gate.
- 5. The single polysilicon memory cell of claim 1, wherein said programming voltage is not greater than approximately 5 volts.
- 6. The single polysilicon memory cell of claim 1, wherein said erasing voltage is not greater than approximately 9 volts on V.sub.DD+ and V.sub.SS and not less than approximately 0 volts on V.sub.PP and V.sub.BB, where V.sub.DD and VSS are the voltage across the NMOS transistor, V.sub.PP is the voltage on the control gate and V.sub.BB is the voltage applied to the P-well.
- 7. The single polysilicon memory cell of claim 1, wherein said single polysilicon memory cell is programmed with a threshold voltage shift of more than approximately 2.5 volts in a period of not more than approximately 100 microseconds.
- 8. The single polysilicon memory cell of claim 1, wherein during an erasing process, a threshold voltage recovery occurs in a time of not greater than approximately 1 millisecond.
Parent Case Info
This is a Non Provisional application filed under 35 USC 119(e) and claims priority of prior provisional, Ser. No. 60/037,897 of inventor Ho, et al., filed Feb. 11, 1997.
US Referenced Citations (2)
Number |
Name |
Date |
Kind |
5465231 |
Ohsaki |
Nov 1995 |
|
5501996 |
Yang et al. |
Mar 1996 |
|
Foreign Referenced Citations (1)
Number |
Date |
Country |
0776049 |
May 1997 |
EPX |
Non-Patent Literature Citations (4)
Entry |
A Scaled 0.6 .mu.m High Speed PLD Technology Using Single-Poly EEPROM's: Adam et al. IEEE Custom Integratet Circuits Conference, 1995. |
A New Single-poly Flash Memory Cell with Low-Voltage and Low-power Operation for Embeded Applications: Chi et al. Advanced Technology Group, National Semiconductor Cor (408)-721-5390. |
High Robust 0.25 .mu.m Single-poly-gate CMOS with Inter-Well deep Trenches. Inokawa et al. 1996 Symposium on VLSI Technology Digest of Technical Papers, 1996. |
Single Poly Cell as the Best Choice for Radiation-Hard Floating Gate EEPROM Technology. Wellekens et al. IEEE Transactions on Nuclear Science, vol. 40, No. 6, Dec. 1993. |