The present invention relates the field of connectors, more specifically to the field of connector suitable for use in socket applications.
Socket connectors, such as those connectors that are typically used for mounting a central processing unit (CPU) package to a circuit board, are known. Typically the socket connector includes a frame with an array of apertures and the apertures can each support a terminal. The terminal typically has a tail that is configured to be mounted via a surface mount technology (SMT) attach to a circuit board that is positioned on a first side of the frame and the terminal has a contact portion that is accessible on a second side of the frame for engaging a mating structure (such as a CPU package). Because of a desire to control the position of the terminal in the frame, the terminal tends to have a large body portion that can be pressed into the aperture of the frame. Because of the desire for a large number of communication lanes, a large number of terminals are often provided in a relatively small area.
Socket connectors tend to be configured for one of two basic constructions, pin grid array (PGA) and land grid array (LGA). A socket configured to function with a PGA package is configured to receive pins provided on a mating surface of the CPU package. One issue with this configuration is that the pins on the PGA CPU package can be damaged and because the CPU is typically the most expensive part of the assembly, this makes the high value portion of the final assembly undesirably susceptible to damage during installation. In addition, if a zero insertion force (ZIF) connection is desired, the terminals have to be sized to allow the pins from the CPU to be inserted into a first position and then translated into a second position that causes the pins to engage the terminals, thus requiring larger terminals.
To avoid some of the problems provided by the PGA design, the LGA package configuration uses a pad on the mating surface of the CPU package and the socket terminals that engage the pads have a flexible arm that is configured to contact the pads. The LGA package can thus be placed gently on the terminals and then translated downward so that a reliable electrical connection takes place between the terminal arm and the pad on the CPU. However, because the terminal in the socket must still be inserted into an aperture from above due to the contact and flexible arm extending out away from the aperture and the fact that the tail of the LGA terminal tends to be configured so as to be SMT attached via a solder ball, the LGA terminal tends to have a large body portion that can securely support the terminal in the aperture.
As can be appreciated, the above issues tend to restrict the density that is possible in spite of the fact that CPUs can continued to shrink in size due to the application of Moore's Observation (e.g., the decrease in feature size and/or cost of transistors that make up the CPU). This issue is potentially particularly problematic for portable devices as they are expected to provide higher levels of computing performance while needing to be small if they are going to be truly portable. Furthermore, the existing terminal designs are not always configured to be efficient at lower voltage levels and higher data rates. Therefore, certain individuals would appreciate an improved CPU socket design.
A socket includes a housing with terminals mounted in apertures provided in the housing. The terminals are provided as insert-molded terminal bricks that can contain one or more terminals supported by a support block. Apertures in the housing thus receive the support blocks and allow the terminals to be held in place by controlling the position of the support block with respect to the frame and/or another datum. In an embodiment, the terminals can be configured to engage pads on a LGA-style CPU package. The housing can include conductive materials that provide shielding to help reduce cross talk between terminals.
The present invention is illustrated by way of example and not limited in the accompanying figures in which like reference numerals indicate similar elements and in which:
The detailed description that follows describes exemplary embodiments and is not intended to be limited to the expressly disclosed combination(s). For example, as can be appreciated, embodiments can readily be imagined that would combine feature of one embodiment with features of another embodiment disclosed herein. Therefore, unless otherwise noted, features disclosed herein may be combined together to form additional combinations that were not otherwise shown for purposes of brevity.
As can be appreciated from
One benefit of the depicted design is that it provides flexibility in how the desired coplanarity is provided. For example, because the support 46 can be an insulative material and can be formed in highly repeatable manner on the terminal, the support 46 can be positioned in the housing 20 so that it pressed against a stop feature in the housing 20 (such as a ledge or projection) or could be made flush with one side of the housing in an alternative embodiment so as to allow for a coplanar arrangement of an array of terminals that are typically supported by the housing.
In certain embodiments the thinness of the housing 20 (or the materials used) may result in some small amount of warping that would make the housing 20 itself lack a desired level of coplanarity. As can be appreciated, a close alignment between terminal bricks 40 and the housing 20 would tend to propagate such a lack of coplanarity. In such an embodiment, the terminal bricks 40 could be pressed into the housing 20 in a manner that would provide for independent alignment of the terminal bricks 40 compared to the housing 20. In such an embodiment, the terminal bricks 40 would not need a predetermined alignment feature in the housing 20 (e.g., the housing could omit the stop feature) but instead could be pressed and have an interference fit with the housing 20. For example, an insertion tool could be configured to align the terminal bricks 40 separately from the housing 20 (but to a desired datum), thus the accuracy of the insertion tool and/or datum would be limiting factor in how well the resultant terminal array met any coplanar design criteria. As can be appreciated, such a configuration should provide improved tolerances because the insertion tools and/or datum would not need to be subject to variable warpage common with insert-molded parts (particularly molded parts that are cover a larger area).
As can be appreciated, an advantage of the embodiments depicted in
An advantage of a configuration where each terminal brick supports multiple terminals is that the position of one terminal in the terminal brick relative to another terminal in the terminal brick can be controlled relatively precisely during manufacture of the terminal bricks. Thus, multiple terminals can be more readily optimized to provide a desired channel performance.
As will be discussed further below, the use of terminal bricks with multiple terminals (such as is depicted) allows for the ability to tune a pair of terminals so that they are preferentially coupled together (which can provide an improved differential signaling performance). This can be especially useful at higher data rates.
Furthermore, as can be appreciated, the pitch between the terminals in a terminal brick can be varied. Due to manufacturing tolerances of circuit boards and the desire to avoid bridging between soldered terminals, the ability to reduce the pitch of the tails is somewhat limited. This has acted to limit the pitch between terminals as well. While the issue of reducing the pitch of the tails is difficult to resolve without costly process and material changes, the effect of maintaining a consistent pitch in the tail has led to providing all terminals in the array at the same pitch from each other throughout their passage from the CPU to the board. This means that while it might be desirable to have a particular terminal only couple to one of the adjacent terminals (the desired mode), the comparable proximity of the other terminals will tend to lead to a number of undesirable or unintended modes and an increased level of cross-talk.
With the embodiment depicted in
It should be noted that while a solder ball surface mount technology (SMT) attach system is depicted, a terminal with a tail that is configured to be mounted via SMT attach so as to form what is sometimes referred to as butt joint could also be used. Of course the terminals could also be configured as tails designed to be inserted into a via but, due to the desired density and number of terminals, it is often determined to be beneficial to use SMT to mount the terminals to the circuit board rather than attempt to route out the signal traces from vias.
Typically paired terminal configurations are defined by design and/or by function. As noted above, by design a paired terminal configuration can establish tighter geometric coupling within a given pair than across pairs. By function, paired terminal configurations establish tighter electrical coupling within a given pair than across pairs. A doublet version can comprise a 2-conduction version with a dielectric containment that allows a single mechanical datum to be used to orientate the terminals in a connector. In such a configuration, the pitch progression can be defined as pair-to-pair pitch progression.
While a simple pair construction may be sufficient, for systems that require greater performance a three terminal system may also be desired. Such a system could include two signal terminals and one ground terminal and an embodiment is illustrated in
In general, it is expected that a three terminal system could provide additional performance but would come at the cost of a more complex manufacturing process and the need for additional tooling. Thus a balance between the performance of a terminal brick and its subsequent cost will determine the level of features integrated into the terminal brick. As noted above, for certain applications it may be desirable to the housing configured to accept different types of terminal bricks. For example, terminals intended for the provision of high data rates but be configured as a pair or even a triplet while terminals intended to be used for power or signaling that requires a lower data-rate (such as providing clock signals) might be configured as discrete terminals or paired terminals that are not spaced closer together. It should be noted, however, that even power signals may benefit from pairing as the potential reduction in current loop impedance may be beneficial.
It should be noted that some of the depicted embodiments are directed toward sockets well suited to support CPU type integrated circuits (IC) that use an LGA configuration. However, the technology disclosed herein is not so limited. Sockets with terminal bricks inserted into a housing could readily support other types of ICs (such as those that include a PGA). In addition, by adjusting the tails and/or terminals, a socket could provide an interface suitable for engaging terminals provided by a mating connector.
The disclosure provided herein describes features in terms of preferred and exemplary embodiments thereof. Numerous other embodiments, modifications and variations within the scope and spirit of the appended claims will occur to persons of ordinary skill in the art from a review of this disclosure.
This application is a national phase of PCT Application No. PCT/US2012/027485, filed Mar. 2, 2012, which in turn claims priority to U.S. Provisional Application No. 61/448,517, filed Mar. 2, 2011, which is incorporated herein by reference in its entirety.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/US2012/027485 | 3/2/2012 | WO | 00 | 8/29/2013 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2012/119075 | 9/7/2012 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
6932618 | Nelson | Aug 2005 | B1 |
6945788 | Trout | Sep 2005 | B2 |
7201587 | Eichorn et al. | Apr 2007 | B1 |
7651382 | Yasumura et al. | Jan 2010 | B2 |
8366452 | Yeh | Feb 2013 | B2 |
20050196987 | Shuey | Sep 2005 | A1 |
20090111325 | Ju | Apr 2009 | A1 |
20090325401 | Sakairi et al. | Dec 2009 | A1 |
20100087075 | Kazama et al. | Apr 2010 | A1 |
20100267257 | Yeh et al. | Oct 2010 | A1 |
Number | Date | Country |
---|---|---|
1531653 | Jan 2009 | EP |
2093576 | Aug 2009 | EP |
11-214068 | Aug 1999 | JP |
10-2009-0044363 | May 2009 | KR |
WO 0139332 | May 2001 | WO |
Entry |
---|
International Search Report for PCT/US2012/027485 dated Sep. 25, 2012. |
Number | Date | Country | |
---|---|---|---|
20130330969 A1 | Dec 2013 | US |
Number | Date | Country | |
---|---|---|---|
61448517 | Mar 2011 | US |