1. Field of Invention
The present invention relates to power conversion, and more particularly, to a soft start system and method for a power converter.
2. Description of Related Art
Power converters are essential for many modern electronic devices. Among other capabilities, a power converter can adjust voltage level downward (buck converter and its derivatives) or adjust voltage level upward (boost converter and its derivatives). A power converter may also convert from alternating current (AC) power to direct current (DC) power, or vice versa. A power converter may also function to provide an output at a regulated level (e.g., 5.0V). Power converters are typically implemented using one or more switching devices, such as transistors, which are turned on and off to deliver power to the output of the converter. Control circuitry is provided to regulate the turning on and off of the switching devices, and thus, these converters are known as “switching regulators” or “switching converters.” Such a power converter may be incorporated into or used to implement a power supply—i.e., a switching mode power supply (SMPS). The power converters may also include one or more capacitors or inductors for alternately storing and outputting energy
Some power converters may employ a soft-start circuit in order to begin operation after power on. One kind of soft-start circuit can be a closed-loop soft-start which maintains an error amplifier of the power converter in its linear operating mode to actively control the output voltage of the power converter to follow a reference voltage VREF at the non-inverting input of the error amplifier. The power converter is able to follow the reference voltage VREF until the error amplifier output is saturated—i.e. its output is not limited by the supply rails of the error amplifier.
Typically, during start up, the reference voltage VREF at the non-inverting input of the error amplifier rises with a predetermined speed, dVREF/dt. That speed is calculated during initial circuit design and based on the following factors: (1) the value of the soft start capacitor (CSS) coupled to the non-inverting input of the error amplifier; and (2) the value of a soft start resistor (RSS) or the amplitude of an ISS dc current source coupled to the soft start capacitor for charging the same.
The rise time of the reference voltage dVREF/dt at the non-inverting input of the error amplifier determines how quickly the output capacitor COUT is charged from an initial condition of 0V to its final value, where the output voltage VOUT can be regulated by the power converter. The rise time of the output voltage dVOUT/dt is proportional to the rise time of the reference voltage dVREF/dt.
To support this rate of rise dVOUT/dt at the output during soft start, the power converter must deliver the sum of two current components. The first current component charges the output capacitor and is a function of the value of the output capacitor and rate of rise at the output (COUT*dVOUT/dt). The second current component provides power to the load (ILOAD). The total output current (IOUT) delivered by the power converter then is:
The equation above shows that during soft start, the output current IOUT depends not only on the dVREF/dt value calculated by the designer but also the converter's output capacitance COUT and the actual load during soft start. Furthermore, the output capacitance COUT might have a significant tolerance and its value can be easily multiplied by additional capacitance added by the end user of the power supply. In addition, a power supply is typically required to reliably start up with any load. All these effects will greatly influence the required output current IOUT during start up.
A problem arises if the above-calculated output current IOUT exceeds the maximum output current of the power converter. When this happens, the power converter can no longer operate in a closed-loop operating mode. In particular, the maximum output current is usually established by a current limit circuit and is slightly higher than the specified maximum load current ILOAD. When the current of the power converter exceeds the maximum output current limit, the error amplifier goes into saturation and looses control over the output voltage VOUT, such that the output voltage VOUT does not follow the reference voltage VREF as it should. Ultimately, when the output voltage VOUT reaches its final value, the error amplifier will need to recover from its saturated state. During this recovery, the output voltage VOUT overshoots, which is an undesired phenomenon in power supplies.
According to an embodiment of the present invention, a system is provided for soft-start in a power converter. The system includes an error amplifier having a first input terminal and a second input terminal. The error amplifier receives a feedback signal indicative of the output voltage of the power system at the first input terminal, and receives a reference voltage at the second input terminal. The error amplifier is operable to compare the feedback signal against the reference voltage to generate a control signal for regulating an output voltage of the power converter. A soft-start capacitor, coupled to the second input terminal of the error amplifier, is operable to be charged for establishing the reference voltage. An adjustable current source is operable to provide a current to charge the soft-start capacitor for establishing the reference voltage. The adjustable current source receives the control signal from the error amplifier, and adjusts the current in response to the control signal so that the error amplifier is prevented from saturation.
According to another embodiment of the present invention, a method for soft-start in a power converter includes the following: providing a feedback signal indicative of the output voltage of the power system at a first input terminal of an error amplifier in a negative feedback loop of the power converter; providing a reference voltage at a second input terminal of the error amplifier; comparing the feedback signal against the reference voltage to generate a control signal for regulating an output voltage of the power converter; charging a soft-start capacitor coupled to the second input terminal of the error amplifier with a current for establishing the reference voltage; and adjusting the current in response to the control signal so that the error amplifier is prevented from saturation.
According to yet another embodiment of the present invention, a system is provided for soft-start in a power converter. The system includes an error amplifier in a negative feedback loop of the power converter, the error amplifier having a first input terminal and a second input terminal. The error amplifier receives a feedback signal indicative of the output voltage of the power system at the first input terminal, and receives a reference voltage at the second input terminal. The error amplifier is operable to compare the feedback signal against the reference voltage to generate a control signal for regulating an output voltage of the power converter. A reference voltage adjustment circuitry, coupled to the second input terminal of the error amplifier, is operable to adjust the reference voltage in response to the control signal so that the error amplifier is prevented from saturation.
Important technical advantages of the present invention are readily apparent to one skilled in the art from the following figures, descriptions, and claims
For a more complete understanding of the present invention and for further features and advantages, reference is now made to the following description taken in conjunction with the accompanying drawings.
Embodiments of the present invention and their advantages are best understood by referring to
In various embodiments, the present invention prevents overshoot by maintaining or keeping the control loop closed during soft start. In some embodiments, the present invention prevents saturation of the error amplifier in the control loop of a power converter during soft start (i.e., the error amplifier stays in its linear operating range). This technique can be implemented using analog or digital circuit design techniques.
The resistor network 12 comprises resistor 20 and 22 coupled in series, for example, between output voltage VOUT for the power converter and ground (GND). As used herein, the terms “coupled” or “connected,” or any variant thereof, covers any coupling or connection, either direct or indirect, between two or more elements. Resistor network 12 may function as a output voltage feedback divider. That is, resistor network 12 divides the value of the output voltage VOUT and provides it as feedback at a terminal or pin FB.
The error amplifier 14 has an inverting (−) terminal and a non-inverting (+) terminal. The inverting (−) terminal of error amplifier 14 is coupled to the resistor network 12 through an impedance 24 (Z3) to receive the feedback signal. The non-inverting (+) terminal receives a reference voltage VREF(t), the value of which can vary with time. The error amplifier 14 compares the feedback signal against the reference voltage VREF(t), and in response, outputs a control signal VCTRL. The control signal VCTRL may be provided for controlling switching for regulating output voltage of the power converter. The output of the error amplifier is coupled to its inverting (−) terminal through an impedance 26 (Z4).
Soft-start capacitor 16 and adjustable current source 18 are coupled to the non-inverting (+) terminal of error amplifier 14 and function to generate or develop the reference voltage VREF(t). Reference voltage VREF(t), which varies with time, corresponds to the voltage of the soft-start capacitor 16. Adjustable current source 18 provides a current Iss for charging the soft-start capacitor 16. As soft-start capacitor 16 is charged, the value of the reference voltage VREF(t) increases. Adjustable current source 18 is coupled to and receives the control signal VCTRL output from the error amplifier 14. The magnitude of current ISS output from adjustable current source 18 is controlled by the control signal VCTRL and can be adjusted between a minimum and maximum value.
The output current IOUT of the power converter, in which start-up system 10 is incorporated, is proportional to the control voltage signal VCTRL output from the error amplifier 14. As the output current IOUT approaches its maximum value where current limit operation would commence, control voltage VCTRL also approaches its maximum voltage (saturation). If the current demand of the power converter's load exceeds the current capability of the converter, the error amplifier 14 would saturate. With start-up system 10, however, the error amplifier 14 controls the soft-start current source 18. This arrangement can reduce the current needed to charge the output capacitor. As a result, the saturation of the error amplifier 14 can be prevented and the control loop can stay in its linear operating range. Thus, closed loop soft-start is maintained.
To accomplish this, in one embodiment, the soft-start current ISS (output from adjustable current source 18 for charging the soft-start capacitor 16) is reduced when the output of the error amplifier 14 (control signal VCTRL) rises and nears the saturation voltage. Start-up system 10 moves to equilibrium as the reduced Iss current slows down the rising rate of the output voltage (dVOUT/dt), thus reducing the total output current (IOUT) demand of the power converter.
In an alternative embodiment, an adjustable voltage source can be used instead of the adjustable current source 18. Such adjustable voltage source would also be responsive to the control signal VCTRL, output from the error amplifier 14.
In various embodiments, all or a portion of the start-up system 10 shown in
Thus, in various embodiments, the present invention provides an advantage in that it prevents or keeps the error amplifier 14 from saturation.
Another advantage of the present invention, in some embodiments, is that it allows faster start-up with light load. In particular, with previously developed techniques, the soft start time is designed for worst case conditions, which results in extremely long soft-start time to ensure closed-loop operation when the circuit starts up under full load conditions.
Yet another advantage is that the present invention facilitates design for soft start circuitry. The start-up system 10 is transparent for the designer, and the control of the soft start current Iss is automatically adjusted by the output of the error amplifier 14.
Still yet another advantage is that the present invention, in various embodiments, is insensitivity to tolerances for the output capacitor and load current variations of a power converter.
Another advantage, in some embodiments, is that the present invention can significantly reduce or substantially eliminate overshoot of the output voltage VOUT of the power converter during start up. This is especially important in power factor correction (PFC) applications but can also relevant in low voltage applications where there is little tolerance for overshoot.
Embodiments of the present invention, such as start-up system 10, can be used in any closed-loop start-up system. Furthermore, embodiments of the present invention can be used in a wide variety of power converter topologies including, for example, isolated or non-isolated applications, buck converters, boost converters, buck/boost converters, flyback converters, SEPIC converters, etc. Embodiments of the present invention may be used with a variety of control methods including, for example, analog control, digital control, voltage-mode control, current-mode control, average current-mode control, etc.
For example, in alternative embodiment, the exemplary analog circuit of
Furthermore, in addition to a pure analog or pure digital implementations, analog and digital circuits can be combined in various manners to achieve the desired functionality covered by the spirit of the invention.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions, and alterations can be made therein without departing from the spirit and scope of the invention as defined by the appended claims. That is, the discussion included in this application is intended to serve as a basic description. It should be understood that the specific discussion may not explicitly describe all embodiments possible; many alternatives are implicit. It also may not fully explain the generic nature of the invention and may not explicitly show how each feature or element can actually be representative of a broader function or of a great variety of alternative or equivalent elements. Again, these are implicitly included in this disclosure. Where the invention is described in device-oriented terminology, each element of the device implicitly performs a function. Neither the description nor the terminology is intended to limit the scope of the claims.
Number | Name | Date | Kind |
---|---|---|---|
3491252 | Petrohilos | Jan 1970 | A |
3555399 | Buchanan et al. | Jan 1971 | A |
3840797 | Aggen et al. | Oct 1974 | A |
3916224 | Daniels et al. | Oct 1975 | A |
4072965 | Kondo | Feb 1978 | A |
4143282 | Berard, Jr. et al. | Mar 1979 | A |
4228493 | de Sarte et al. | Oct 1980 | A |
4236198 | Ohsawa et al. | Nov 1980 | A |
4367437 | Mikami | Jan 1983 | A |
4495554 | Simi et al. | Jan 1985 | A |
4559590 | Davidson | Dec 1985 | A |
4622627 | Rodriguez et al. | Nov 1986 | A |
4695936 | Whittle | Sep 1987 | A |
4706176 | Kettschau | Nov 1987 | A |
4706177 | Josephson | Nov 1987 | A |
4720641 | Faini | Jan 1988 | A |
4725769 | Cini et al. | Feb 1988 | A |
4734839 | Barthold | Mar 1988 | A |
4739462 | Farnsworth et al. | Apr 1988 | A |
4806844 | Claydon et al. | Feb 1989 | A |
4809148 | Barn | Feb 1989 | A |
4811184 | Koninsky et al. | Mar 1989 | A |
4814674 | Hrassky | Mar 1989 | A |
4858094 | Barlage | Aug 1989 | A |
4862339 | Inou et al. | Aug 1989 | A |
4866590 | Odaka et al. | Sep 1989 | A |
4870555 | White | Sep 1989 | A |
4887199 | Whittle | Dec 1989 | A |
4888497 | Dallabora et al. | Dec 1989 | A |
4890210 | Myers | Dec 1989 | A |
4928220 | White | May 1990 | A |
4937728 | Leonardi | Jun 1990 | A |
4943903 | Cardwell, Jr. | Jul 1990 | A |
4943907 | Godwin | Jul 1990 | A |
5012401 | Barlage | Apr 1991 | A |
5014178 | Balakrishnan | May 1991 | A |
5021937 | Cohen | Jun 1991 | A |
5034871 | Okamoto et al. | Jul 1991 | A |
5041956 | Marinus | Aug 1991 | A |
5072353 | Feldtkeller | Dec 1991 | A |
5086364 | Leipold et al. | Feb 1992 | A |
5146394 | Ishii et al. | Sep 1992 | A |
5161098 | Balakrishnan | Nov 1992 | A |
5177408 | Marques | Jan 1993 | A |
5200886 | Schwartz et al. | Apr 1993 | A |
5245526 | Balakrishnan et al. | Sep 1993 | A |
5297014 | Saito et al. | Mar 1994 | A |
5313381 | Balakrishnan | May 1994 | A |
5394017 | Catano et al. | Feb 1995 | A |
5452195 | Lehr et al. | Sep 1995 | A |
5461303 | Leman et al. | Oct 1995 | A |
5481178 | Wilcox et al. | Jan 1996 | A |
5508602 | Borgato et al. | Apr 1996 | A |
5528131 | Marty et al. | Jun 1996 | A |
5552746 | Danstrom | Sep 1996 | A |
5563534 | Rossi et al. | Oct 1996 | A |
5568084 | McClure et al. | Oct 1996 | A |
5570057 | Palara | Oct 1996 | A |
5572156 | Diazzi et al. | Nov 1996 | A |
5617016 | Borghi et al. | Apr 1997 | A |
5619403 | Ishikawa et al. | Apr 1997 | A |
5621629 | Hemminger et al. | Apr 1997 | A |
5640317 | Lei | Jun 1997 | A |
6459247 | Benes | Oct 2002 | B1 |
6922474 | Hayama | Jul 2005 | B2 |
7190934 | Kataoka et al. | Mar 2007 | B2 |
20070090818 | Nishimori | Apr 2007 | A1 |
Number | Date | Country |
---|---|---|
0 651 440 | May 1995 | EP |
0 694 966 | Jan 1996 | EP |
0 736 957 | Oct 1996 | EP |
0 740 491 | Oct 1996 | EP |
0 748 034 | Dec 1996 | EP |
0 748 035 | Dec 1996 | EP |
0 751 621 | Jan 1997 | EP |
WO 8301157 | Mar 1983 | WO |