Patent Grant
10298861
The present application is a national stage entry filed under 35 U.S.C. ยง 371 of PCT Application No. PCT/JP2016/059087, filed Mar. 23, 2016, which claims priority to Japanese Patent Application JP 2015-077902, filed Apr. 6, 2015.
The present technology relates to a solid-state imaging device, an electronic apparatus, and an analog-to-digital (AD) converter and, more particularly, to a solid-state imaging device, an electronic apparatus, and an AD converter that are capable of suppressing the occurrence of an error in AD conversion results.
In recent years, it is demanded that a comparator formed of a two-stage amplifier, which is used in an analog-to-digital converter (ADC), reduce noise and suppress inversion delay. The inversion delay is the elapsed time from a change in the magnitude relationship between two differential pair inputs to the inversion of an output.
The noise of the ADC can be reduced by reducing the noise of the comparator. Further, the time required for AD conversion can be shortened by suppressing the inversion delay in the comparator.
Comparator noise reduction can be achieved when a noise band is narrowed by increasing the capacitance value of a capacitor for band limitation (hereinafter referred to as the band-liming capacitor). In such an instance, however, the inversion delay increases.
Meanwhile, a comparator disclosed in PTL 1 is capable of changing the capacitance value of the band-limiting capacitor. The configuration described above makes it possible to minimize the inversion delay without changing the level of noise by decreasing the capacitance value of the band-limiting capacitor when a reference signal is tilted.
However, the configuration described in PTL 1 does not solve the trade-off between noise and inversion delay. That is to say, the inversion delay increases when the noise reduces.
PTL 2 proposes that a capacitor for producing the Miller effect be connected between the input and output of a second amplifier included in the comparator in order to solve the trade-off between noise and inversion delay. When the configuration described above is adopted, the capacitance value of the capacitor remains small before an inversion operation, but increases during the inversion operation due to the Miller effect. This makes it possible to minimize the inversion delay while reducing the noise.
[PTL 1]
JP 2013-38549 A
[PTL 2]
JP 2014-17838 A
In the configuration described in PTL2, however, when many ADCs, such as column ADCs, simultaneously operate, supplied power fluctuates to superimpose noise over an output stage. Consequently, the AD conversion results are in error.
The present technology has been made in view of the above circumstances and suppresses the occurrence of an error in AD conversion results.
A solid-state imaging device according to an aspect of the present technology includes a pixel section, a comparator, and a counter. The pixel section includes a plurality of pixels. The comparator compares a pixel signal outputted from the pixels with a reference signal. The counter counts a time of comparison made by the comparator. The comparator includes a first amplifier, a second amplifier, and a second transistor. The first amplifier compares the pixel signal with the reference signal. The second amplifier includes a first transistor and amplifies an output signal of the first amplifier. The second transistor has the same polarity as the first transistor. A gate of the second transistor is connected to an output node of the first amplifier. A source and a drain of the second transistor are connected to the same fixed potential as a source of the first transistor.
When the second transistor is a positive-channel metal oxide semiconductor (PMOS) transistor, the source and the drain of the second transistor are connected to a power supply potential.
When the second transistor is a negative-channel metal oxide semiconductor (NMOS) transistor, the source and the drain of the second transistor are connected to a ground potential.
A threshold voltage of the second transistor is set at substantially the same level as an output signal that is generated from the first amplifier immediately before a start of inversion of the second amplifier.
An electronic apparatus according to an aspect of the present technology includes a solid-state imaging device. The solid-state imaging device includes a pixel section, a comparator, and a counter. The pixel section includes a plurality of pixels. The comparator compares a pixel signal outputted from the pixels with a reference signal. The counter counts a time of comparison made by the comparator. The comparator includes a first amplifier, a second amplifier, and a second transistor. The first amplifier compares the pixel signal with the reference signal. The second amplifier includes a first transistor and amplifies an output signal of the first amplifier. The second transistor has the same polarity as the first transistor. A gate of the second transistor is connected to an output node of the first amplifier. A source and a drain of the second transistor are connected to the same fixed potential as a source of the first transistor.
An AD converter according to an aspect of the present technology includes a comparator and a counter. The comparator compares an analog signal with a reference signal and amplifies a result of comparison. The counter counts a time of comparison made by the comparator. The comparator includes a first amplifier, a second amplifier, and a second transistor. The first amplifier compares the analog signal with the reference signal. The second amplifier includes a first transistor and amplifies an output signal of the first amplifier. The second transistor has the same polarity as the first transistor. A gate of the second transistor is connected to an output node of the first amplifier. A source and a drain of the second transistor are connected to the same fixed potential as a source of the first transistor.
According to an aspect of the present technology, in the comparator including a first amplifier for comparing a pixel signal with a reference signal, a second amplifier including a first transistor and amplifying an output signal of the first amplifier, and a second transistor having the same polarity as the first transistor, the gate of the second transistor is connected to an output node of the first amplifier, and the source and the drain of the second transistor are connected to the same fixed potential as the source of the first transistor.
According to an aspect of the present technology, the occurrence of an error in AD conversion results can be suppressed.
Embodiments of the present technology will now be described with reference to the accompanying drawings.
<Configuration of Solid-State Imaging Device>
A solid-state imaging device 1 depicted in
The solid-state imaging device 1 includes a pixel section 11, a vertical scanning circuit 12, a horizontal transfer scanning circuit 13, a timing control circuit 14, ADCs 15, a digital-to-analog converter (DAC) 16, an amplifier circuit 17, and a signal processing circuit 18.
Among these components, the pixel section 11, the vertical scanning circuit 12, the horizontal transfer scanning circuit 13, the ADCs 15, the DAC 16, and the amplifier circuit 17 are formed of an analog circuit. The timing control circuit 14 and the signal processing circuit 18 are formed of a digital circuit.
The pixel section 11 is configured by arranging a plurality of pixels in a matrix form. A configuration of a pixel will be described later with reference to
The vertical scanning circuit 12 controls row addresses and row scanning. The horizontal transfer scanning circuit 13 controls column addresses and column scanning.
The timing control circuit 14 generates an internal clock as a control circuit for sequentially reading the signals of the pixel section 11. The timing control circuit 14 generates timing signals necessary for signal processing by the pixel section 11, the vertical scanning circuit 12, the horizontal transfer scanning circuit 13, the ADCs 15, the DAC 16, and the signal processing circuit 18. The timing control circuit 14 generates a control pulse as an initialization signal that is to be applied to an initialization (auto zero (AZ)) switch (hereinafter referred to as the AZ switch). When comparators in the ADCs 15 start operating, the AZ switch is used to determine an operating point for each column.
The ADCs 15 are configured by arranging ADCs in a plurality of columns. In response to a pixel signal VSL from the pixel section 11, the ADC in each column uses a reference voltage Vslop received from the DAC 16 to perform AD conversion and digital correlated double sampling (CDS) and output a digital signal having several bits.
Each ADC includes a comparator 31, a counter 32, and a latch 33.
The comparator 31 compares the reference voltage Vslop, which is generated by the DAC 16, with the pixel signal VSL, which is acquired from pixels in each row through a vertical signal line.
The counter 32 counts the time of comparison made by the comparator 31.
The latch 33 stores the count of the counter 32. The output of each latch 33 is connected to a horizontal transfer line LTRF.
Within the ADCs 15, the comparator 31 disposed in each column compares the pixel signal VSL, which is read into the vertical signal line, with the reference voltage Vslop (a ramp signal RAMP having a ramp waveform).
In the above instance, the counter 32, which is disposed in each column as is the case with the comparator 31, operates so as to change the ramp signal RAMP and the count in a one-to-one correspondence. This converts the pixel signal VSL to a digital signal.
When the pixel signal VSL intersects the ramp signal RAMP, the output of the comparator 31 inverts and an input clock for the counter 32 stops or a stopped input clock enters the counter 32. AD conversion is then complete.
After the end of an AD conversion period, the horizontal transfer scanning circuit 13 transfers data stored in the latch 33 to the horizontal transfer line LTRF. The transferred data is then inputted to the signal processing circuit 18 through the amplifier circuit 17 and subjected to predetermined signal processing. As a result, a two-dimensional image is generated.
<Exemplary Configuration of Pixel>
A pixel 51 includes a photodiode 61, a transfer transistor 62, a reset transistor 63, an amplifying transistor 64, and a selection transistor 65.
The photodiode 61 photoelectrically converts incident light to generate an electrical charge (electrons in this case) in accordance with the amount of incident light.
The transfer transistor 62 is connected between the photodiode 61 and a floating diffusion (FD) acting as an output node. When a drive signal TG is given to the gate of the transfer transistor 62 through a transfer control line LTx, the transfer transistor 62 transfers the electrons, which are photoelectrically converted by the photodiode 61, to the FD.
The reset transistor 63 is connected between a power supply line LVDD and the FD. When a drive signal RST is given to the gate of the reset transistor 63 through a reset control line LRST, the reset transistor 63 resets the potential of the FD to the potential of the power supply line LVDD.
The FD is connected to the gate of the amplifying transistor 64. The amplifying transistor 64 is connected to a vertical signal line 66 through the selection transistor 65 in order to form a source follower with a constant current source (not depicted).
When a control signal SEL is given to the gate of the selection transistor 65 through a selection control line LSEL, the selection transistor 65 turns on. When the selection transistor 65 turns on, the amplifying transistor 64 amplifies the potential of the FD, and outputs a voltage to the vertical signal line 66 in accordance with the amplified potential. A voltage (pixel signal VSL) outputted from each pixel 51 through the vertical signal line 66 is inputted to the ADCs 15.
The reset control line LRST, the transfer control line LTx, and the selection control line LSEL are wired in each row of a pixel array and driven by the vertical scanning circuit 12.
That is to say, as the gates of the transfer transistor 62, the reset transistor 63, and the selection transistor 65 are connected in each row, the above-described operation is performed simultaneously for the pixels 51 in each row.
<Exemplary Configuration of Comparator>
The comparator 31 according to the present embodiment mainly includes a first amplifier and a second amplifier. The first and second amplifiers are cascaded.
Prior to the explanation of a configuration of the comparator 31 according to the present embodiment, a configuration of an existing comparator will now be described.
(Configuration 1 of Existing Comparator)
As depicted in
The first amplifier 110 includes p-channel MOS (PMOS) transistors PT111 to PT114, n-channel MOS (NMOS) transistors NT111 to NT113, and capacitors C111 and C112.
The source of the PMOS transistor PT111 and the source of the PMOS transistor PT112 are connected to a power supply potential VDD.
The drain of the PMOS transistor PT111 is connected to the drain of the NMOS transistor NT111, and the point of such connection forms a node ND111. Further, the drain and the gate of the PMOS transistor PT111 are connected, and the point of such connection is connected to the gate of the PMOS transistor PT112.
The drain of the PMOS transistor PT112 is connected to the drain of the NMOS transistor NT112, and the point of such connection forms an output node ND112 of the first amplifier 110. The source of the NMOS transistor NT111 is connected to the source of the NMOS transistor NT112, and the point of such connection is connected to the drain of the NMOS transistor NT113. The source of the NMOS transistor NT113 is connected to a reference potential (e.g., ground potential) GND.
The gate of the NMOS transistor NT111 is connected to a first electrode of the capacitor C111, and the point of such connection forms a node ND113. A second electrode of the capacitor C111 is connected to an input terminal TRAMP of the ramp signal RAMP.
The gate of the NMOS transistor NT112 is connected to a first electrode of the capacitor C112, and the point of such connection forms a node ND114. A second electrode of the capacitor C112 is connected to an input terminal TVSL of the pixel signal VSL.
Further, the gate of the NMOS transistor NT113 is connected to an input terminal TBIAS of a bias signal BIAS.
The source of the PMOS transistor PT113 is connected to the node ND111, and the drain of the PMOS transistor PT113 is connected to the node ND113. The source of the PMOS transistor PT114 is connected to the node ND112, and the drain of the PMOS transistor PT114 is connected to the node ND114.
Meanwhile, the gates of the PMOS transistors PT113 and PT114 are both connected to an input terminal TPSEL of a first AZ signal PSEL. The first AZ signal PSEL is active low.
In the first amplifier 110, a current mirror circuit is formed by the PMOS transistors PT111 and PT112, and a differential comparison section (differential pair) is formed by the NMOS transistors NT111 and NT112. The differential comparison section uses the NMOS transistor NT113 as a current source.
Further, the PMOS transistors PT113 and PT114 function as an AZ switch, and the capacitors C111 and C112 function as an AZ level sampling capacitor.
The output signal 1stcomp of the first amplifier 110 is outputted from the output node ND112 to the second amplifier 120.
The second amplifier 120 includes a PMOS transistor PT121, NMOS transistors NT121 and NT122, and a capacitor C121.
The source of the PMOS transistor PT121 is connected to the power supply potential VDD, and the gate of the PMOS transistor PT121 is connected to the output node ND112 of the first amplifier 110.
The drain of the PMOS transistor PT121 is connected to the drain of the NMOS transistor NT121, and the point of such connection forms an output node ND121.
The source of the NMOS transistor NT121 is connected to the ground potential GND, the gate of the NMOS transistor NT121 is connected to a first electrode of the capacitor C121, and the point of such connection forms a node ND122. A second electrode of the capacitor C121 is connected to the ground potential GND.
The drain of the NMOS transistor NT122 is connected to the node ND121, and the source of the NMOS transistor NT122 is connected to the node ND122.
Meanwhile, the gate of the NMOS transistor NT122 is connected to an input terminal TNSEL of a second AZ signal NSEL. The second AZ signal NSEL is active high.
The level of the second AZ signal NSEL is complimentary with respect to the level of the first AZ signal PSEL, which is supplied to the first amplifier 110.
In the second amplifier 120, the PMOS transistor PT121 forms an input end and an amplifier circuit.
Further, the NMOS transistor NT122 functions as the AZ switch, and the capacitor C121 functions as an AZ level sampling capacitor.
The output signal 2ndOUT of the second amplifier 120 is outputted from the output node ND121 to an output terminal TOUT of the comparator 100A.
(Operation 1 of Comparator)
An operation of the comparator 100A depicted in
Although a detailed description is omitted here, reset-level integrating AD conversion (P-phase) starts at the end of an AZ period.
In the P-phase, the comparison between the ramp signal RAMP and the pixel signal VSL starts in response to changes in the ramp waveform of the ramp signal RAMP. After the ramp signal RAMP intersects the pixel signal VSL, the output signal 1stcomp of the first amplifier 110 changes sharply.
When the output signal 1stcomp of the first amplifier 110 reaches a level (inversion start voltage Vstart) at which the output signal 2ndOUT of the second amplifier 120 starts to invert, the PMOS transistor PT121 of the second amplifier 120 turns on. When the PMOS transistor PT121 turns on, a current I1 starts to flow, causing the output signal 2ndOUT of the second amplifier 120 to invert from the low level (L) to the high level (H).
In signal-level integrating AD conversion (D-phase), too, the comparator 100A operates in the same manner as in the P-phase. Consequently, as a result of digital CDS, kTC noise and comparator offset can be canceled.
As depicted in
In view of the above circumstances, the following describes a configuration in which a band-limiting capacitor is included for noise reduction.
(Configuration 2 of Existing Comparator)
A comparator 100B depicted in
(Operation 2 of Comparator)
As depicted in
In view of the above circumstances, the following describes a configuration in which a capacitor for producing the Miller effect is connected between the input and output of the second amplifier in order to solve the above-described trade-off between noise and inversion delay.
(Configuration 3 of Existing Comparator)
A comparator 100C depicted in
(Operation 3 of Comparator)
As depicted in
A configuration of the comparator 31 according to the present technology will now be described.
<Configuration of Comparator According to Present Technology>
The comparator 31 has basically the same configuration as the comparator 100A depicted in
The PMOS transistor PT150 has an opposite polarity to the differential pair that is formed by the NMOS transistors NT111 and NT112 in the first amplifier 110. That is to say, the PMOS transistor PT150 has the same polarity as the PMOS transistor PT121, which acts as the input end of the second amplifier 120.
The gate of the PMOS transistor PT150 is connected to the output node ND112 of the first amplifier 110. The source and the drain of the PMOS transistor PT150 are connected to the power supply potential VDD.
As depicted in
The above characteristics and a high-to-low level change in the output signal 1stcomp of the first amplifier 110 can be used to increase the capacitance value of the band-limiting capacitor at approximately the beginning of inversion of the output signal 2ndOUT from the second amplifier 120. In this instance, the threshold voltage Vth of the PMOS transistor PT150 is assumed to be set at substantially the same level as the output signal 1stcomp of the first amplifier 110 that is generated immediately before the beginning of inversion of the output signal 2ndOUT from the second amplifier 120. The threshold voltage Vth of the PMOS transistor PT150 needs to be higher in level than the inversion start voltage Vstart.
<Operation of Comparator According to Present Technology>
As depicted in
The capacitance characteristics of the PMOS transistor PT150 are such that the capacitance value of the PMOS transistor PT150 remains great after an inversion operation. Therefore, it is preferable that the voltage fluctuation direction in the output signal 1stcomp of the first amplifier 110 be in a high-to-low level direction. Alternatively, however, such voltage fluctuation direction may be in the reverse direction.
As described above, the configuration of the comparator 31 according to the present technology solves the trade-off between noise and inversion delay, as is the case with the configuration of the comparator 100C depicted in
Incidentally, if, for example, many ADCs, such as column ADCs, simultaneously operate, supplied power fluctuates.
In the above instance, the comparator 100C is configured so that noise caused by the fluctuation of supplied power is inputted to the source of the PMOS transistor PT121 as indicated in the upper half of
Meanwhile, the comparator 31 according to the present technology is configured so that noise caused by the fluctuation of supplied power is not only inputted to the source of the PMOS transistor PT121 but also inputted to the gate of the PMOS transistor PT121 through the PMOS transistor PT150, as indicated in the lower half of
As described above, the present technology is configured to not only solve the trade-off between noise and inversion delay but also suppress the occurrence of an error in the AD conversion results.
<Alternative Configuration of Comparator According to Present Technology>
A comparator 200 depicted in
As depicted in
In the first amplifier 210, the differential pair and the current source are configured by using PMOS transistors PT211 to PT213 instead of the NMOS transistors NT111 to NT113 depicted in
Further, the current mirror circuit is configured by using NMOS transistors NT211 and NT212 instead of the PMOS transistors PT111 and PT112 depicted in
Furthermore, the AZ switch is configured by using NMOS transistors NT213 and NT214 instead of the PMOS transistors PT113 and PT114 depicted in
In the second amplifier 220, the input end and the amplifier circuit are formed by using an NMOS transistor NT221 instead of the PMOS transistor PT121 depicted in
A transistor configuration forming a mirror circuit is employed by using a PMOS transistor PT221 instead of the NMOS transistor NT121 depicted in
Moreover, the first electrode of the capacitor C121 is connected to the node ND122, which is connected to the gate of the PMOS transistor PT221, and the second electrode is connected to the power supply potential VDD.
Additionally, the AZ switch is configured by using a PMOS transistor PT222 instead of the NMOS transistor NT122 depicted in
Meanwhile, the NMOS transistor NT230 is connected as a band-limiting capacitor between the output node ND112 of the first amplifier 210 and the ground potential GND.
The NMOS transistor NT230 has an opposite polarity to the differential pair that is formed by the PMOS transistors PT211 and PT212 in the first amplifier 210. That is to say, the NMOS transistor NT230 has the same polarity as the NMOS transistor NT221, which acts as the input end of the second amplifier 220.
The gate of the NMOS transistor NT230 is connected to the output node ND112 of the first amplifier 210. The source and the drain of the NMOS transistor NT230 are connected to the ground potential GND.
As depicted in
The above characteristics and a low-to-high level change in the output signal 1stcomp of the first amplifier 210 can be used to increase the capacitance value of the band-limiting capacitor at approximately the beginning of inversion of the output signal 2ndOUT from the second amplifier 220. In this instance, the threshold voltage Vth of the NMOS transistor NT230 is assumed to be set at substantially the same level as the output signal 1stcomp of the first amplifier 210 that is generated immediately before the beginning of inversion of the output signal 2ndOUT from the second amplifier 220. The threshold voltage Vth of the NMOS transistor NT230 needs to be lower in level than the inversion start voltage Vstart.
The comparator 200, having such a configuration, depicted in
The comparator 200 depicted in
More specifically, the comparator 200 depicted in
The present technology is not only applicable to solid-state imaging devices, but also applicable to various other imaging devices. The various other imaging devices include a camera system, such as the systems for a digital still camera and a digital video camera, and an electronic apparatus having an imaging function, as such a mobile phone. A module incorporated in such an electronic apparatus, that is, a camera module, may be regarded as an imaging device.
<Exemplary Configuration of Electronic Apparatus>
Referring to
An electronic apparatus 300 depicted in
The optical lens 301 forms an image of image light (incident light), which is received from an object, on the image plane of the solid-state imaging device 303. Thus, a signal charge is stored in the solid-state imaging device 303 for a fixed period of time. The shutter device 302 controls a light irradiation period and a light-shielding period for the solid-state imaging device 303.
The drive circuit 304 supplies a drive signal to the shutter device 302 and to the solid-state imaging device 303. The drive signal supplied to the shutter device 302 is a signal for controlling a shutter operation of the shutter device 302. The drive signal supplied to the solid-state imaging device 303 is a signal for controlling a signal transfer operation of the solid-state imaging device 303. The solid-state imaging device 303 transfers a signal in accordance with the drive signal (timing signal) supplied from the drive circuit 304. The signal processing circuit 305 performs various types of signal processing on a signal output from the solid-state imaging device 303. A video signal on which signal processing is performed is stored in a storage medium such as a memory or outputted to a monitor.
The electronic apparatus 300 according to the present embodiment, in the solid-state imaging device 303, suppresses the occurrence of an error in the AD conversion results. This makes it possible to provide an electronic apparatus that is capable of acquiring a high-quality image.
<Exemplary Uses of Image Sensor>
Finally, the following description describes exemplary uses of the image sensor to which the present technology is applied.
The above-described image sensor can be used, for example, in following various cases where visible light, infrared light, ultraviolet light, X-ray light, or other light is to be sensed as indicated below.
Embodiments of the present technology are not limited to the foregoing embodiments. The foregoing embodiments may be variously modified without departing from the spirit and scope of the present technology.
Further, the present technology may adopt the following configurations.
(1) A solid-state imaging device including:
a pixel section that has a plurality of pixels;
a comparator that compares a pixel signal outputted from the pixels with a reference signal; and
a counter that counts a time of comparison made by the comparator,
wherein the comparator includes
a first amplifier that compares the pixel signal with the reference signal,
a second amplifier that has a first transistor and amplifies an output signal of the first amplifier, and
a second transistor that has the same polarity as the first transistor,
a gate of the second transistor is connected to an output node of the first amplifier, and
a source and a drain of the second transistor are connected to the same fixed potential as a source of the first transistor.
(2) The solid-state imaging device as described in (1) above, wherein, when the second transistor is a PMOS transistor, the source and the drain of the second transistor are connected to a power supply potential.
(3) The solid-state imaging device as described in (1) above, wherein, when the second transistor is an NMOS transistor, the source and the drain of the second transistor are connected to a ground potential.
(4) The solid-state imaging device as described in any one of (1) to (3) above, wherein a threshold voltage of the second transistor is set at substantially the same level as an output signal that is generated from the first amplifier immediately before a start of inversion of the second amplifier.
(5) An electronic apparatus including:
a solid-state imaging device,
wherein the solid-state imaging device includes
a pixel section that has a plurality of pixels,
a comparator that compares a pixel signal outputted from the pixels with a reference signal, and
a counter that counts a time of comparison made by the comparator,
the comparator includes
a first amplifier that compares the pixel signal with the reference signal,
a second amplifier that has a first transistor and amplifies an output signal of the first amplifier, and
a second transistor that has the same polarity as the first transistor,
a gate of the second transistor is connected to an output node of the first amplifier, and
a source and a drain of the second transistor are connected to the same fixed potential as a source of the first transistor.
(6) An AD converter including:
a comparator that compares an analog signal with a reference signal and amplifies a result of comparison; and
a counter that counts a time of comparison made by the comparator,
wherein the comparator includes
a first amplifier that compares the analog signal with the reference signal,
a second amplifier that has a first transistor and amplifies an output signal of the first amplifier, and
a second transistor that has the same polarity as the first transistor,
a gate of the second transistor is connected to an output node of the first amplifier, and
a source and a drain of the second transistor are connected to the same fixed potential as a source of the first transistor.
1 Solid-state imaging device, 11 Pixel section, 15 ADCs, 31 Comparator, 32 Counter, 33 Latch, 51 Pixel, 110 First amplifier, 120 Second amplifier, PT150 PMOS transistor, 200 Comparator, 210 First amplifier, 220 Second amplifier, NT230 NMOS transistor, 300 Electronic apparatus, 303 Solid-state imaging device
| Number | Date | Country | Kind |
|---|---|---|---|
| 2015-077902 | Apr 2015 | JP | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/JP2016/059087 | 3/23/2016 | WO | 00 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2016/163228 | 10/13/2016 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6333658 | Akita et al. | Dec 2001 | B1 |
| 7279673 | Kimura | Oct 2007 | B2 |
| 7541627 | Hynecek | Jun 2009 | B2 |
| 8223238 | Kuroda | Jul 2012 | B2 |
| 9521337 | Shen et al. | Dec 2016 | B1 |
| 9838626 | Nagai | Dec 2017 | B2 |
| 9888199 | Gomi | Feb 2018 | B2 |
| 10015419 | Hanzawa et al. | Jul 2018 | B2 |
| 20080111905 | Toyama et al. | May 2008 | A1 |
| 20080284886 | Wakabayashi et al. | Nov 2008 | A1 |
| 20090256611 | Takahashi | Oct 2009 | A1 |
| 20100091167 | Azami | Apr 2010 | A1 |
| 20100327935 | Do | Dec 2010 | A1 |
| 20110215959 | Matsuzawa et al. | Sep 2011 | A1 |
| 20110254986 | Nishimura | Oct 2011 | A1 |
| 20110273601 | Egawa | Nov 2011 | A1 |
| 20130126710 | Kondo | May 2013 | A1 |
| 20130215303 | Ueno | Aug 2013 | A1 |
| 20130215308 | Furukawa et al. | Aug 2013 | A1 |
| 20130234004 | Hagihara | Sep 2013 | A1 |
| 20140036120 | Hagihara | Feb 2014 | A1 |
| 20140139713 | Gomi | May 2014 | A1 |
| 20140232916 | Nagai | Aug 2014 | A1 |
| 20140339432 | Sekine | Nov 2014 | A1 |
| 20150187335 | Sugiyama | Jul 2015 | A1 |
| 20150189209 | Yang et al. | Jul 2015 | A1 |
| 20150287729 | Kong et al. | Oct 2015 | A1 |
| 20150341581 | Saito | Nov 2015 | A1 |
| 20150341582 | Sakaguchi | Nov 2015 | A1 |
| 20160057372 | Iwane | Feb 2016 | A1 |
| 20170309671 | Sakano | Oct 2017 | A1 |
| 20180109744 | Hanzawa et al. | Apr 2018 | A1 |
| 20180278864 | Hanzawa et al. | Sep 2018 | A1 |
| Number | Date | Country |
|---|---|---|
| 2555509 | Feb 2013 | EP |
| 2001-144606 | May 2001 | JP |
| 2002-124858 | Apr 2002 | JP |
| 2009-253881 | Oct 2009 | JP |
| 2010-093641 | Apr 2010 | JP |
| 2014-017838 | Jan 2014 | JP |
| WO 2010050515 | May 2010 | WO |
| Entry |
|---|
| International Search Report and Written Opinion and English translation thereof dated May 31, 2016 in connection with International Application No. PCT/JP2016/059087. |
| International Preliminary Report on Patentability and English translation thereof dated Oct. 19, 2017 in connection with International Application No. PCT/JP2016/059087. |
| Extended European Search Report issued Aug. 20, 2018 in connection with European Application No. 16776397.8. |
| Chinese Office Action issued Jan. 3, 2019 in connection with Chinese Application No. 201680017405.3, and English translation thereof. |
| Number | Date | Country | |
|---|---|---|---|
| 20180109746 A1 | Apr 2018 | US |
