Kodama et al., "A 5V Only 16Mbit Flash EEPROM Cell Using Highly Reliable Write/Erase Technologies", 1991 Symposium on VLSI Technology, May 28-30, 1991, pp. 75-76. |
Ajika et al., "A 5 Volt Only 16M Bit Flash EEPROM Cell With a Simple Stacked Gate Structure", International Electron Devices Meeting 1990, San Francisco, Calif., Dec. 9-12, 1990, pp. 5.7.1-5.7.4. |
Yamada et al., "A Self-Convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM", International Electron Devices Meeting 1991, Washington, D.C., Dec. 8-11, 1991, pp. 11.4.1-11.4.4. |
Chang et al., "A Modular Flash EEPROM Technology for a 0.8 m High Speed Logic Circuits", Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, San Diego, Calif., May 12-15, 1991, pp. 18.71-18.7.4. |
Kuo et al., "A 512-kb Flash EEPROM Embedded in a 32-b Microcontroller", IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 574-582. |
Woo et al., "A Poly-Buffered FACE Technology for High Density Flash Memories", 1991 Symposium on VLSI Technology, May 28-30, 1991, pp. 73-74. |
Yoshikawa et al., "An Asymmetrical Lightly Doped Source Cell for Virtual Ground High-Density EPROM's", IEEE Transactions on Electron Devices, vol. 37, No. 4, Apr. 1990, pp. 1046-1051. |
Kume et al., "A 3.42 .mu.m.sup.2 Flash Memory Cell Technology Conformable to a Sector Erase", Central Research Laboratory, Hitachi Ltd., Tokyo, Japan, pp. 77-78 Aug. 1992. |
Kazerounian et al., "Alternate Metal Virtual Ground EPROM Array Implemented in a 0.8 .mu.m Process for Very High Density Applications", International Electron Devices Meeting 1991, Washington, D.C. Dec. 8-11, 1991, pp. 11.5.1-11.5.4. |
Gill et al., "A Process Technology for a 5-Volt Only 4MB Flash EEPROM With an 8.6 .mu.m.sup.2 Cell", 1990 Symposium on VLSI Technology, Honolulu, Hawaii, Jun. 4-7, 1990, pp. 125-126. |
Kynett et al., "A 90-ns One-Million Erase/Program Cycle 1-Mbit Flash Memory", IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1259-1264. |