Specialized processing block for programmable logic device

Abstract

A specialized processing block for a programmable logic device includes circuitry for performing multiplications and sums thereof, as well as circuitry for performing floating point operations. The floating point circuitry preferably includes rounding and normalization circuitry. To perform mantissa multiplications, the floating point circuitry preferably relies on the aforementioned multipliers of the specialized processing block.

Description

BACKGROUND OF THE INVENTION

This invention relates to programmable logic devices (PLDs), and, more particularly, to specialized processing blocks which may be included in such devices.

As applications for which PLDs are used increase in complexity, it has become more common to design PLDs to include specialized processing blocks in addition to blocks of generic programmable logic resources. Such specialized processing blocks may include a concentration of circuitry on a PLD that has been partly or fully hardwired to perform one or more specific tasks, such as a logical or a mathematical operation. A specialized processing block may also contain one or more specialized structures, such as an array of configurable memory elements. Examples of structures that are commonly implemented in such specialized processing blocks include: multipliers, arithmetic logic units (ALUs), barrel-shifters, various memory elements (such as FIFO/LIFO/SIPO/RAM/ROM/CAM blocks and register files), AND/NAND/OR/NOR arrays, etc., or combinations thereof.

One particularly useful type of specialized processing block that has been provided on PLDs is a digital signal processing (DSP) block, which may be used to process, e.g., audio signals. Such blocks are frequently also referred to as multiply-accumulate (“MAC”) blocks, because they include structures to perform multiplication operations, and sums and/or accumulations of multiplication operations.

For example, a PLD sold by Altera Corporation, of San Jose, Calif., under the name STRATIX® II includes DSP blocks, each of which includes four 18-by-18 multipliers. Each of those DSP blocks also includes adders and registers, as well as programmable connectors (e.g., multiplexers) that allow the various components to be configured in different ways. In each such block, the multipliers can be configured not only as four individual 18-by-18 multipliers, but also as four smaller multipliers, or as one larger (36-by-36) multiplier. In addition, one 18-by-18 complex multiplication (which decomposes into two 18-by-18 multiplication operations for each of the real and imaginary parts) can be performed. In order to support four 18-by-18 multiplication operations, the block has 4×(18+18)=144 inputs. Similarly, the output of an 18-by-18 multiplication is 36 bits wide, so to support the output of four such multiplication operations, the block also has 36×4=144 outputs.

The arithmetic operations to be performed by a PLD frequently are floating point operations. However, although DSP blocks are well-adapted to perform arithmetic operations, particularly multiplication, known DSP blocks, including that provided in the aforementioned STRATIX® II PLD, have not supported floating point operation without resort to the programmable logic of the PLD for at least a portion of the operation.

It would be desirable to be able to provide improved floating point operation capabilities in a PLD.

SUMMARY OF THE INVENTION

The present invention relates to specialized processing blocks for PLDs wherein the specialized processing blocks have improved floating point operation capabilities.

The specialized processing block with which the invention may be used preferably includes a plurality of fundamental processing units instead of discrete multipliers. Each fundamental processing unit preferably includes the equivalent of at least two multipliers and logic to sum the partial products of all of the at least two multipliers. As a result, the sums of the all of the multiplications are computed in a single step, rather than summing the partial products of each multiplier to form individual products and then summing those products. Such a fundamental processing unit can be constructed with an area smaller than that of the individual multipliers and adders. If a single multiplication is required to be performed, one of the multipliers in the fundamental processing unit is used, while the inputs to the other(s) are zeroed out. Nevertheless, because the provision of the fundamental processing unit reduces the area of the specialized processing block, efficiency is improved.

In a preferred embodiment, the fundamental processing unit includes the equivalent of two 18-by-18 multipliers and one adder so that it can output the sum of the two multiplication operations. While each of the 18-by-18 multipliers can be configured for a smaller multiplication operation (e.g., 9-by-9 or 12-by-12), the integrated nature of the fundamental processing unit means that the individual multiplier outputs are not accessible. Only the sum is available for use by the remainder of the specialized processing block. Therefore, to obtain the result of a single non-complex multiplication that is 18 bits-by-18 bits or smaller, an entire fundamental processing unit must be used. The second multiplier, which cannot be disengaged, simply has its inputs zeroed.

The specialized processing block with which the invention may be used preferably also has one or more additional adders for additional processing of the output of the fundamental processing unit, as well as optional pipeline registers and a flexible output stage. Therefore the specialized processing block preferably can be configured for various forms of filtering and other digital signal processing operations. In addition, the specialized processing block preferably also has the capability to feed back at least one of its outputs as an input, which is useful in adaptive filtering operations, and to chain both inputs and outputs to additional specialized processing blocks.

However, regardless of the particular arrangement of multipliers, adders and other components in the specialized processing block, the specialized processing block according to the invention preferably includes floating point circuitry to allow the specialized processing block to perform floating point operations without having to rely on programmable logic outside the specialized processing block. The floating point circuitry preferably includes rounding and normalization circuitry. To perform mantissa multiplications, the floating point circuitry preferably relies on the aforementioned multipliers of the specialized processing block.

Therefore, in accordance with the present invention, there is provided a specialized processing block for a programmable logic device. The specialized processing block includes arithmetic circuitry for providing products of inputs and sums of those products to output a result. The arithmetic circuitry includes floating point circuitry for carrying out floating point operations.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects and advantages of the invention will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters refer to like parts throughout, and in which:

FIG. 1 is a high-level diagram of one preferred embodiment of a specialized processing block in accordance with the present invention;

FIG. 2 is a functional diagram of the specialized processing block of FIG. 1;

FIG. 3 is a block diagram of a preferred embodiment of a fundamental processing unit for a specialized processing block in accordance with the present invention;

FIG. 4 is a preferred embodiment of an output stage of a specialized processing block in accordance with the present invention

FIG. 5 is a functional diagram of a portion of a specialized processing block in accordance with the present invention configured to perform floating point operations;

FIG. 6 is a diagram of floating point logic in accordance with the present invention;

FIG. 7 is a schematic diagram of rounding and normalization logic in accordance with the present invention; and

FIG. 8 is a simplified block diagram of an illustrative system employing a programmable logic device incorporating the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Floating point numbers are common place for representing real numbers in scientific notation in computing systems. Examples of real numbers in scientific notation are:

• • 3.14159265₁₀ (π)
  • 2.718281828₁₀ (e)
  • 0.00000000110 or 1.010×10⁻⁹ (seconds in a nanosecond)
  • 315576000010 or 3.1557610×10⁹ (seconds in a century)

The first two examples are real numbers in the range of the lower integers, the third example represents a very small fraction, and the example represents a very large integer. Floating point numbers in computing systems are designed to cover the large numeric range and diverse precision requirements shown in these examples. Fixed point number systems have a very limited window of representation which prevents them from representing very large or very small numbers simultaneously. The position of the notional binary-point in fixed point numbers addresses this numeric range problem to a certain extent but does so at the expense of precision. With a floating point number the window of representation can move, which allows the appropriate amount of precision for the scale of the number.

Floating point representation is generally preferred over fixed point representation in computing systems because it permits an ideal balance of numeric range and precision. However, floating point representation requires more complex implementation compared to fixed point representation.

The IEEE 754 standard is commonly used for floating point numbers. A floating point number includes three different parts: the sign of the number, its exponent and its mantissa. Each of these, parts may be represented by a binary number and, in the IEEE 754 format, have the following bit sizes:

	Sign	Exponent	Bias	Mantissa
Single	1 bit	8 bits	−127	23 bits
Precision	[31]	[30 . . . 23]		[22 . . . 00]
32-Bit
Double	1 bit	11 bits	−1023	52 bits
Precision	[63]	[62 . . . 52]		[51 . . . 0]
64-Bit

The exponent preferably is an unsigned binary number which, for the single precision format, ranges, from 0 to 255. In order to represent a very small number, or a number less than 0, it is necessary to use negative exponents. To achieve this the exponent preferably has a negative bias associated with it. For single-precision numbers, the bias preferably is −127. For example a value of 140 for the exponent actually represents (140−127)=13, and a value of 100 represents (100−127)=−27. For double precision numbers, the exponent bias preferably is −1023.

The mantissa preferably is a normalized number—i.e., it has no leading zeroes and represents the precision component of a floating point number. Because the mantissa is stored in binary format, the leading digit can either be a 0 or a 1, but for a normalized number it will always be a 1. Therefore, in a preferred system where numbers are always normalized, the leading digit need not be stored and can be implied, effectively giving the mantissa one extra bit of precision. Therefore, in single precision format, the mantissa preferably includes 24 bits of precision.

A floating point number can be represented in a denormalized state when the exponent cannot be adjusted to accommodate a leading 1 in the mantissa without going out of range. In this case a limited range of denormalized numbers can be supported by allowing the leading 1 to sit in any position within the mantissa. This extends the exponent range by 23 bit positions for single precision numbers and by 52 bit positions for double precision numbers. The following table shows the numeric range for normalized and denormalized floating point numbers:

				Approx
		Denormalized	Normalized	Decimal
	Single	±2−149 to	±2−126 to	±10−44.84
	Precision	(1 − 2−23) × 2−126	(2 − 2−23) × 2127	to 1038.53
	32 Bit
	Double	±2−1074 to	±2−1022 to	±10−323.3
	Precision	(1 − 2−52) × 2−1022	(2 − 2−52) × 21023	to 10308.3
	64 Bit

To represent denormalized numbers in the IEEE 754 format, special codes may be used in the exponent combined with certain conditions in the mantissa. In addition, all of the bits set to 1 or 0 may indicate other types of special values such as signed infinity, zero and Not-A-Number (NAN).

As with real numbers in scientific notation, floating point numbers should have the same exponent before addition (or subtraction) of the mantissas can be performed. The following steps describe the process involved in adding (or subtracting) two floating point numbers:A+B=C, where A=0.5₁₀ B=−0.4375₁₀ A and B, in non-specific 4-bit mantissa, 8-bit exponent floating point representations are:A=+1.000₂×2⁻¹ B=−1.110₂×2⁻²

First, the exponents of the two numbers are compared. The smaller number's mantissa is shifted to the right until the exponents of the two numbers match. In this case B is the smaller.B=−1.110₂×2⁻²>=>−0.111₂×2⁻¹

Second, the mantissas are added:A+B=C=+1.000₂2⁻¹+(−0.111₂×2⁻¹)C=+0.001₂×2⁻¹

Third, the result of the addition is re-normalized by either shifting left and decrementing the exponent, or, by shifting right and incrementing the exponent.C=+0.010₂×2⁻²

Fourth, one checks to see of the number is normalized. If not, repeat the third step.C=+0.100₂×2⁻³ C=+1.000₂×2⁻⁴

Fifth, one checks for any underflows or overflows. If either exists, then an exception/error is flagged. Thus, for example, using IEEE 754 as an example there is no exception/error as the biased exponent equals −4+127=123, which falls within the 8-bit range 0 to 255.

Sixth, the mantissa is rounded to the appropriate number of bits.C=+1.000₂×2⁻⁴ The result fits into the 4-bit space as defined and therefore requires no rounding.

Thus, for the addition:A+B=C, where A=0.5₁₀ and B=−0.4375₁₀ the result is therefore:C=+1.000₂×2⁻⁴=0.0625₁₀

For multiplication or division of real numbers in scientific notation, the exponents are added (for multiplication), or subtracted (for division), and the mantissas are multiplied (for multiplication), or divided (for division). The following steps describe the process involved in multiplying two floating point numbers:A×B=C, where A=0.5₁₀ and B=−0.4375₁₀ Again, A and B in non-specific, 4-bit mantissa, 8-bit exponent, bias 127, floating point representation are:A=1.000₂×2¹²⁶ B=−1.110₂×2¹²⁵

First, the two exponents are added together and the bias is subtracted to obtain the new biased exponent:126+125−127=124

Second, the mantissas are multiplied:C=1.000₂×1.110₂=1.110000₂ C=1.110000₂×2¹²⁴

Third, the result of the multiplication is normalized either by shifting left and decrementing the exponent, or by shifting right and incrementing the exponent:C=1.110000₂×2¹²⁴

Fourth, one checks to see if the third step has resulted in a number that is normalized. If not, the third step is repeated. In this case, the result already is correctly normalized.

Fifth, one checks for any underflows or overflows. If either exists, then an exception/error is flagged. In this case, the exponent after normalization is 124 and therefore is in the 8-bit range 0 to 255. Therefore, no exception/error needs to be flagged.

Sixth, the mantissa is rounded to the appropriate number of bits:C=1.110000₂×2¹²⁴ The result from multiplying two 4-bit mantissas is an 8-bit result so the most significant 4 bits are taken and any rounding is based on the status of the fifth bit. In this case no rounding needs to be applied:C=1.110₂×2¹²⁴

Seventh, the sign bit of the result is set to positive if the sign bits of the input numbers are identical, otherwise the sign bit of the result is set to negative. In this case, the signs of the two input values were different so the resulting sign is negative:C=−1.110₂×2¹²⁴

Thus, for the multiplication:A×B=C, where A=0.5₁₀ and B=−0.4375₁₀ the result is therefore:C=−1.110₂×2¹²⁴=−0.21875₁₀

The following describes IEEE 754 32-bit single precision multiplication without denormalized number support:

	Field Bit Width
		Exponent		Hidden	Mantissa	Total Word Length
Precision	Sign	Min	Max	Bias	Bit	Min	Max	Min	Max
Single	1	8	8	+127	1	23	23	32	32
Extended	1	≧11	<Mantissa	Unspecified	1	≧31	Unspecified	43	64
Single
Double	1	11	11	+1023	1	52	52	64	64
Extended	1	≧15	<Mantissa	Unspecified	1	≧63	Unspecified	≧79	Unspecified
Double

The standard also supports four rounding modes: round-to-nearest-even (which is the default mode), round-toward-zero (truncation), round-toward-positive-infinity (round up) and round-toward-negative-infinity (round down). In round-to-nearest-even mode, the result is rounded to the nearest integer unless the remainder is exactly one-half, in which case the result is rounded either up or down depending on which result is even.

The invention will now be described with reference to FIGS. 1-7.

FIG. 1 shows a high-level diagram of one preferred embodiment 10 of a specialized processing block according to the invention, while FIG. 2 is a functional diagram of the same embodiment 10.

As seen in FIG. 1, specialized processing block 10 includes optional input pre-MUX stage 11, optional input register stage 12, optional input multiplexing stage 13, multiplication stage 14, optional pipeline register stage 15 and adder/output stage 16.

The function of input pre-MUX stage 11, if provided, is to format the regular inputs, loopback inputs and cascade inputs (see below) into a form suitable for registering.

Regular inputs do not require any specific formatting. Cascade inputs may be a one-register delayed version of a previous input, and therefore may need formatting accordingly. However, such formatting also can be done in programmable logic of the programmable logic device of which specialized processing block 10 is a part, so if formatting of cascade inputs is the only pre-MUX function required, input pre-MUX stage 11 can be omitted or, if provided, bypassed. The loopback input 17 may be arranged so that it is always connected to a particular multiplier or group of multipliers. The formatting performed by input pre-MUX stage 11 may include the direction of particular inputs to particular bit locations depending on the function to be performed by specialized processing block 10. The formatting may be carried out in one embodiment according to a stored table identifying the various possible operations (e.g., simple or complex multiplications of various sizes, shifting operations, rotation operations, etc.) and specifying the corresponding formatting required.

The output of input pre-MUX stage 11, if provided, may be registered by optional input register stage 12. If there in no input pre-MUX stage 11, then the input register function, if needed, can be performed in the programmable logic portion of the programmable logic device of which block 10 is a part. Therefore, input register stage 12 is considered optional. Input register stage 12, even if provided, preferably can be optionally bypassed in cases where unregistered outputs are needed or desired.

Input multiplexing stage 13, if provided, takes registered or unregistered inputs from input pre-MUX stage 11 and inputs potentially from elsewhere in the programmable logic device and formats the data for the different operational modes. In that respect it is similar to input pre-MUX stage 11, and therefore frequently if one of input pre-MUX stage 11 and input multiplexing stage 13 is provided, the other will not be provided.

As one example of the type of formatting performed by input pre-MUX stage 11 or input multiplexing stage 13, consider an 18-by-18 complex multiplication in which:Real Result=Re[(a+jb)×(c+jd)]=(ac−bd)Imag Result=Im[(a+jb)×(c+jd)]=(ad+bc)This complex operation requires four 18-by-18 multiplications and hence eight 18-bit inputs, but because there are only four unique 18-bit shared inputs, input multiplexing stage 13 will take the inputs a, b, c and d and perform the necessary duplication so those four inputs are properly routed to the correct multiplier inputs for each of the real and imaginary calculations. Similarly, for 9- and 12-bit mode operations, input pre-MUX stage 11 and/or input multiplexing stage 13 ensures correct alignments of the input bits in order to obtain correct results.

Multiplication stage 14 preferably includes a plurality of fundamental processing units as described above. In a preferred embodiment, each specialized processing block 10 (see FIG. 2) includes four fundamental processing units 30, meaning that it can perform up to eight multiplications in groups of two multiplications that are summed together. In that embodiment, the fundamental processing units in specialized processing block 10 preferably are grouped into identical half-blocks, so that each half-block in its own right can be considered a specialized processing block within the invention.

Each fundamental processing unit preferably includes the functionality for a sum of two 18-by-18 multiplications. The fundamental processing units preferably are all identical, but in some embodiments, it is possible to provide a negation function on only some inputs of some multipliers, as maybe required for, e.g., complex multiplication where, as is apparent above, subtraction may be required. Alternatively, the negation function may be provided in the adder portion of the fundamental processing unit, so that one or more adders can also perform subtraction.

The structure of a preferred embodiment of a fundamental processing unit is shown in FIG. 3. Each fundamental processing unit 30 preferably supports a sum of two 18-by-18 multiplications and preferably includes two partial product generators 31, two ten-vector-to-two-vector compressors 32, a 4-to-2 compressor 33, and two carry-propagate adders 34. Adders 34 preferably include one 30-bit adder 340 and one 24-bit adder 341, which are selectably connectable by a control signal 342. For smaller multiplications such as 9-by-9 or 12-by-12, only 24 bits are required, so the two adders can be disconnected to allow two independent multiplications. For larger multiplications such as 18-by-18, the two adders 34 should be linked as a single adder.

Each partial product generator 31 preferably creates nine 20-bit signed Booth-encoded vectors (Booth-encoding is a known technique that can reduce the number of partial products), as well as a 17-bit unsigned carry vector (negative partial products are in ones-complement format, with the associated carry-in bit in the carry vector). An additional 19-bit signed partial product may be generated in the case of unsigned multipliers (which preferably will always be zero for signed multipliers). Although preferably up to 11 vectors may be generated, the carry bits preferably can be combined with the partial product vectors, requiring only 10 vectors to be compressed.

The partial products preferably are compressed down to two 39-bit vectors (36 bits plus sign extension bits). Any sign extensions should be preserved properly past the 36-bit 18-by-18 multiplier boundary, so that any sign extensions can be valid up to the 72-bit 36-by-36 multiplier boundary (in a case where two fundamental processing units are combined to implement a 36-by-36 multiplication as described below). After compression, the results preferably are processed in mux-and-shift circuitry 35, which preferably include combinatorial logic where any sign-extension, zero-filling or shifting of the results before addition, as may be required depending on the operation being performed, can be accomplished prior to final combination of the results in 4-to-2 compressor 33 and carry-propagate adders 34. For each of circuits 350, 351, the inputs preferably are two 39-bit vectors for a total of 78 input bits, while the outputs preferably are two 54-bit vectors for a total of 108 bits. The extra thirty bits are the result of sign extension, zero-filling, and or shifting. Multiplexer 352 indicates a selection between sign extended or zero-filled results. The four 54-bit vectors are input to compressor 33 which outputs two 54-bit vectors, which are added in adders 34 to produce a 54-bit output.

As discussed above, because the partial products from both multipliers are added at once, the two multipliers of a fundamental processing unit cannot be used for two independent multiplications, but a single multiplication can be carried out by zeroing the inputs of the second multiplier.

For smaller multiplications, independent subset multipliers (9-by-9 and 12-by-12 cases) may be handled as follows:

For two 9-by-9 multiplications, the first 9-by-9 multiplication preferably is calculated using the most significant bits (MSBs) of the first multiplier (on the left in FIG. 3), and the second 9-by-9 multiplication preferably is calculated using the least significant bits (LSBs) of the second multiplier (on the right in FIG. 3). The MSBs of the right multiplier are filled with the sign extensions of the corresponding values, as appropriate. The outputs of the left multiplier (sum and carry vectors) are left-shifted by 18 bits. The two multiplier outputs preferably are then compressed together and the two resulting final vectors are then added with the two adders 34, which are not connected for this operation. The first 9-by-9 result preferably will be output on the MSBs of the left (30-bit) adder 340, while the second 9-by-9 result preferably will be output on the LSBs of the right (24-bit) adder 341.

Independent 12-by-12 multiplications can be calculated in a manner similar to a 9-by-9 multiplication, using the MSB/LSB method.

In both cases, preferably the right multiplier outputs are zeroed above 24 bits to prevent any interference with the independent left multiplier result.

In the case of summed multiplications, regardless of the precision, all inputs preferably are shifted to occupy the MSBs of the multipliers used, and the output vectors preferably are not shifted. The output vectors, however, preferably are fully sign-extended, so that sign-extension out of the adders 34 can be used for the full width of the accumulator (below).

Preferably, for complex multiplications and other operations that require subtraction of products, the adder inputs can be negated (effectively making the adder an adder/subtractor). Alternatively, however, one or more of the multipliers can be provided with the ability to selectively negate its output vectors, by inverting the input (ones' complement), and adding the multiplicand to the result. The multiplicand addition can be performed in the compression of the partial products, so that the negation can be implemented before adders 34.

Pipeline register stage 15, which preferably may be bypassed at the user's option, preferably allows outputs of multiplication stage 14 to be registered prior to further addition or accumulation or other processing.

Adder/output stage 16 preferably selectively shifts, adds, accumulates, or registers its inputs, or any combination of the above. Its inputs preferably are the outputs of the two fundamental processing units in specialized processing block 10. As seen in FIG. 4, those two inputs 40, 41 are input to respective register/shifter units 42, 43, which optionally may shift or sign extend inputs 40, 41. In a preferred embodiment, each of inputs 40, 41 is a 54-bit vector, which is shifted or sign-extended to create a respective 72-bit vector.

The outputs of units 42, 43 preferably are input to a 3:2 compressor 44, along, preferably, with the output 45 of stage 16 itself. This feedback provides an accumulation function to specialized processing block 10. Preferably, the fed-back output 45 passes through multiplexer 46, which can alternatively select a zero (e.g., ground) input when accumulation is not necessary or desired.

The outputs of compressor 44 are provided (through appropriate multiplexers as described below) to two adders 47, 48, which may be chained together under programmable control, depending on the use to which they are to be put, as described below. The outputs of adders 47, 48 preferably may be registered in registers 49, 400 or not, as determined by multiplexers 401, 402. Registered or not, outputs 47, 48 preferably make up the output vector of specialized processing block 10. As an alternative path, multiplexers 403, 404, 405 allow adders 47, 48 to be bypassed where the outputs of fundamental processing units 30 are to be output without further processing.

In the case, described above, where each fundamental processing unit 30 can perform a sum of two 18-by-18 multiplications, two fundamental processing units 30 can perform a 36-by-36 multiplication, which, as is well known, can be decomposed into four 18-by-18 multiplications. In such a case, two compressed 72-bit vectors preferably are output by compressor 44 and preferably are added together by the two 44-bit adders 47, 48, which are programmably connected together for this mode by AND gate 406. The upper 16 bits may be ignored in this mode.

In other modes with narrower outputs, where adders 47, 48 need not be connected together, adders 47, 48 optionally may be arranged to chain the output of specialized processing block 10 with the similar output of another specialized processing block 10. To facilitate such a mode, the output of register 400, for example, may be fed back to 4:2 multiplexer 407, which provides two inputs to adder 47. The other inputs to multiplexer 407 may be the two vectors output by compressor 44 and chain-in input 408 from another specialized processing block 10, which may be provided via chain-out output 409 from register 49 of that other specialized processing block 10.

Thus, in chaining mode, 44-bit adder 48 may be used to add together the results within one of specialized processing blocks 10—configured, e.g., as a single multiplier, a sum of multipliers, or an accumulator—with the results of the previous block. By using multiplexer 407 to select as inputs to adder 47 the output of adder 48 and the output of another specialized processing block 10, the output of the current specialized processing block 10 can be the chained sum of the outputs of the current and previous specialized processing blocks 10. If the chaining mode is used, only a 44-bit accumulator is available, which will still give a 6-bit to 8-bit guard band, depending on the number of multipliers. However, as is apparent, the chaining mode is not available for the 36-bit mode, in which both adders 47, 48 are needed to obtain the result of a single specialized processing block 10.

The output paths may be slightly different depending on the mode of operation. Thus, multiplexers 401, 402 allow selection of registered or unregistered outputs of adders 47, 48. It will be appreciated, however, that, as shown, registered outputs preferably are used in cascade or chained mode.

In addition, at least one output may be looped back, as at 17, to an input of specialized processing block 10. Such a loopback feature may be used, for example, if specialized processing block 10 is programmably configured for adaptive filtering. Although multiple loopbacks may be provided, in a preferred embodiment, one loopback 17 to single multiplier or group of multipliers is provided.

A high level block diagram of a single-precision floating point computation 50 is shown in FIG. 5. The computation can be broken down into the following operations:A×2^m×B×2ⁿ=(A×B)×2^(m+n) Representing A×B as X, one can write the result as:X×2^(m+n) where

• • (a) X={Sign_X,Exp_X,Fraction_X}
  • (b) Sign_X=Sign_A (XOR) Sign_B
  • (c) Fraction_X=ROUND(NORMAL(Fraction_A×Fraction_B))
  • (d) Exp_X=SAT(Exp_A+Exp_B−127+Extra_bit from Fraction_X computation) (See below)It is apparent that computation steps (a) and (b), as well as the addition of n to m for the exponent, are trivial. Steps (c) and (d) are more complex.

In particular, step (c) involves effectively a positive 24-bit-by-24-bit multiplication of the fractional representation, where each multiplicand is a 23-bit fractional portion or mantissa, prefaced by a leading 1 (see above). Such a 24-by-24 multiplication can be accommodated in specialized processing block 10 using the 36-by-36 multiplier mode. As seen in step (c), however, the multiplication is followed by normalization and rounding, as described below. Similarly, the exponent must be clipped by a saturation function to prevent overflow or underflow, as described in more detail in copending, commonly-assigned U.S. patent application Ser. No. 11/447,329, filed concurrently herewith, and hereby incorporated by reference herein in its entirety.

In the simplified view of FIG. 5, the exponents of inputs 51, 52 are added at 53 to provide the exponent of output 54. The sign and mantissa bits are input to multiplier 55. One output 550 of multiplier 55 provides the sign of output 54. Another output 551 of multiplier 55 is processed at 56 to identify its most significant bit. The output is then shifted at 57 to normalize it as necessary, and it is then rounded at 58 to provide the mantissa of output 54.

FIG. 6 shows the actual logic, which is more complex. In logic 60, the multiplicands are input via input register stage 12 to registers 61, 62. Each register 61, 62 preferably is 32 bits wide, including one bit for the sign, eight bits for the exponent and 23 bits for the mantissa. The two sign bits 611, 621 preferably are input to XOR 63 to compute the output sign. At 64, each of the two 23-bit mantissas 613, 623 is concatenated with a 1 and the resulting two 24-bit numbers are multiplied by the 36-by-36 multiplier of specialized processing block 10 (with appropriate padding to 36 bits). At 65, the two 8-bit exponents 612, 622, are added together along with bias value 650, which as shown is −127 (for a single-precision operation), but which could be −1023 or some other value, as described above. All of the sign, exponent and mantissa bits 611, 621, 612, 622, 613, 623 are also input into special case control circuitry 66, which decides whether or not the inputs are NAN, denormalized numbers, zeros or infinity, and controls output multiplexer 67 as described below.

The output of mantissa multiplication 64 is normalized and rounded at 70, described in more detail below. The output 651 of exponent calculation 65 is directed to multiplexer 652, where either output 651, or output 651 incremented by 1 (this is the “extra bit” referred to above), is selected depending on the output of rounding operation 70, as described below. All of the values are then input to output multiplexer 67 to provide the final output to output register 68. Output multiplexer 67 is controlled by special case control 66, which determines whether the result ought to be NAN, 0, or positive or negative infinity, based on whether any of the multiplicands is NAN, 0, or positive or negative infinity, and otherwise causes output multiplexer 67 to output the calculated multiplication result.

A preferred embodiment of normalization and rounding logic 70, which can be implemented as a state machine using a collection of gates, is shown in detail in FIG. 7. Logic 70 operates on the 48-bit output of mantissa multiplication 64 In FIG. 7, MSB represents the most significant bit of the 48 bits, SMSB represents the second most significant bit, F represents the following 21 bits, LSB represents the bit after F which will be the least significant bit of the output (unless rounded), G and R represent the next two bits, and S represents the final 22 bits. Each of those variables when followed by an asterisk represents the corresponding value after rounding.

The right-hand branch 71 of logic 70 represents the case where MSB=1, and therefore no normalization is required. The output is simply rounded by first testing, at 711, the value of G, the bit after LSB. If, at 711, G=0, then {G,R,S}<0.5₁₀ and no rounding is necessary, and the output 712 is MSB. {SMSB,F,LSB} and the exponent is incremented by 1 (via multiplexer 652). If, at 711, G=1, then whether rounding is required depends on whether, at 713, {R,S}=0. If, at 713, (R,S)≠0, then {G,R,S}>0.5₁₀ and rounding up is required, as at 714, and the output at 715 is MSB*. {SMSB*,F*,LSB*} and the exponent is incremented by 1 (via multiplexer 652). If, at 713, (R,S)=0, then (G,R,S)=0.5₁₀ and whether rounding up is required depends (in the preferred round-to-nearest-even embodiment) on whether LSB=0 or LSB=1, as determined at 716. If LSB=0, then the nearest even is below, and the output at 712 is MSB. {SMSB,F,LSB} and the exponent is incremented by 1 (via multiplexer 652). If LSB=1, then the nearest even is above, and the output at 715 is MSB*. {SMSB*,F*,LSB*} and the exponent is incremented by 1 (via multiplexer 652).

The left-hand branch 72 of logic 70 represents the case where MSB=0, and therefore normalization is required in addition to rounding. Here, the initial assumption is that everything will be shifted left one bit for normalization, and therefore, initially, SMSB takes on the role of MSB, G takes on the role of LSB, and R takes on the role of G.

If, at 721, R=0, then {R,S}<0.5₁₀ and no rounding is necessary, and the output 722 is SMSB. {F,LSB,G}. Here the exponent is not incremented because of the left-shift. If, at 721, R=1, then whether rounding is required depends on whether, at 723, S=0. If, at 723, S≠0, then {R,S}>0.5₁₀ and rounding up is required, as at 724. If, at 723, S=0, then {R,S}=0.5₁₀ and whether rounding up is required depends (in the preferred round-to-nearest-even embodiment) on whether G=0 or G=1, as determined at 725. If G=0, then the nearest even is below, and the output at 722 is SMSB. {F,LSB,G}. If G=1, then the nearest even is above, and the output is rounded up at 724. In all cases where the output is rounded up at 724, a further choice depends on whether CARRY_OUT=0 or CARRY_OUT=1. If CARRY_OUT=0, meaning there was no overflow in the rounding up operation 724, then the output at 726 is SMSB*. {F*,LSB*,G*}. If CARRY_OUT=1, meaning there was an overflow in the rounding up operation 724, then the output at 727 is MSB*. {SMSB*,F*,LSB*} and the exponent is incremented by 1 (via multiplexer 652).

The actual circuitry (not shown) for implementing logic 60, 70 would be in addition to the circuitry discussed above in connection with FIGS. 1-4, and could include an 8-bit-wide 3:2 compressor for combining the exponents and the bias. Alternatively, this compressor could be included in the compressor circuitry discussed above, with additional multiplexers as necessary. The logic could also include one 9-bit adder to finalize the exponent and bias comptuation, one 9-bit adder for adding 1 to the exponent, as shown, and one 24-bit adder to add 1 when required for round-to-nearest-even rounding. A wide fan-in OR gate could also be included for generating some of the signals involved in rounding. The special case control could include wide fan-in OR and AND gates to determine whether one of the special cases exists. The output multiplexer could actually be a number of multiplexers equal to the width of the widest output, with each multiplexer having a number of inputs equal to the number of possible special case outputs plus 1 (for the calculated output). Thus, there could be 32 6:1 multiplexers, in an implementation where the output could be up to 32 bits wide and there are five special cases; each multiplexer selects one bit position.

Provision of floating point circuitry in a specialized processing block 10 increases efficiency as compared to performing floating point operations in programmable logic outside specialized processing block 10. As a comparison, to perform a 32-by-32 floating point multiplication as described above completely in programmable logic would require 1,053 arithmetic look-up tables (ALUTs). To perform the same operation with a specialized processing block as described but without the floating point unit would require 429 ALUTs plus the specialized processing block which is equivalent to 55 ALUTs, for a total equivalent of 484 ALUTs. To perform the operation with the specialized processing block including the floating point unit would require only a portion of the specialized processing block equivalent to 44 ALUTs.

Thus it is seen that a specialized processing block for a programmable logic device has been provided, which includes a floating point arithmetic unit.

A PLD 80 incorporating such circuitry according to the present invention may be used in many kinds of electronic devices. One possible use is in a data processing system 900 shown in FIG. 8. Data processing system 900 may include one or more of the following components: a processor 901; memory 902; I/O circuitry 903; and peripheral devices 904. These components are coupled together by a system bus 905 and are populated on a circuit board 906 which is contained in an end-user system 907.

System 900 can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable or reprogrammable logic is desirable. PLD 80 can be used to perform a variety of different logic functions. For example, PLD 80 can be configured as a processor or controller that works in cooperation with processor 901. PLD 80 may also be used as an arbiter for arbitrating access to a shared resources in system 900. In yet another example, PLD 80 can be configured as an interface between processor 901 and one of the other components in system 900. It should be noted that system 900 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.

Various technologies can be used to implement PLDs 80 as described above and incorporating this invention.

It will be understood that the foregoing is only illustrative of the principles of the invention, and that various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention. For example, the various elements of this invention can be provided on a PLD in any desired number and/or arrangement. One skilled in the art will appreciate that the present invention can be practiced by other than the described embodiments, which are presented for purposes of illustration and not of limitation, and the present invention is limited only by the claims that follow.

Claims

1. A specialized processing block for a programmable logic device, said specialized processing block comprising: arithmetic circuitry programmable to provide products of inputs and sums of said products to output a result, said arithmetic circuitry comprising a plurality of fundamental processing units, each of said fundamental processing units including:a plurality of partial product generators, each respective one of said partial product generators having a respective pair of inputs different from inputs of each other one of said partial product generators and providing a respective plurality of vectors representing a respective partial product,compressor circuitry that compresses each respective plurality of vectors into a smaller number of vectors representing said respective partial product, andcircuitry for adding, in one operation, partial products represented by said smaller number of vectors produced by all of said plurality of partial product generators, each said respective partial product being unroutable to any output of said specialized processing block, thereby being unavailable for output, except after being added, by said circuitry for adding, to other of said respective partial products; said arithmetic circuitry further comprising:floating point circuitry that separately processes sign, exponent and mantissa for carrying out floating point operations, andcombined rounding and normalization circuitry for processing said mantissa and said exponent; andspecial case control circuitry that controls output of said floating point circuitry; wherein:said special case control circuitry comprises:multiplexer circuitry having inputs representative of said processed sign, said processed exponent, said processed mantissa, and output of said rounding and normalization circuitry; andcircuitry that examines input sign, exponent and mantissa for special cases and controls said multiplexer to output one of (a) an output of said floating point circuitry and (b) a special case output.

2. A programmable logic device comprising the specialized processing block of claim 1.

3. A digital processing system comprising: processing circuitry;a memory coupled to said processing circuitry; anda programmable logic device as defined in claim 2 coupled to the processing circuitry and the memory.

4. A printed circuit board on which is mounted a programmable logic device as defined in claim 2.

5. The printed circuit board defined in claim 4 further comprising: memory circuitry mounted on the printed circuit board and coupled to the programmable logic device.

6. The printed circuit board defined in claim 5 further comprising: processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.

7. An integrated circuit device comprising the specialized processing block of claim 1.

8. A digital processing system comprising: processing circuitry;a memory coupled to said processing circuitry; andan integrated circuit device as defined in claim 7 coupled to the processing circuitry and the memory.

9. A printed circuit board on which is mounted an integrated circuit device as defined in claim 7.

10. The printed circuit board defined in claim 9 further comprising: memory circuitry mounted on the printed circuit board and coupled to the programmable logic device.

11. The printed circuit board defined in claim 10 further comprising: processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.