Speed detection apparatus

Abstract

A speed detection apparatus for detecting speed of electric equipment on the basis of a sampling interval so as to stably operate a variable speed control system connected thereto.The sampling interval is varied in accordance with an input current to be supplied to the electric equipment to compensate for different current pulsations due to different modes of operation and the torques produced at different load conditions.

Description

BACKGROUND OF THE INVENTION

This invention relates to a speed detection apparatus. More particularly, it relates to a speed detection apparatus in a control system for an electric equipment subject to a variable speed control, according to which the instability of the control system attributed to mechanical play, etc. within the control system can be absorbed without effecting the responsiveness thereof by rendering a sampling interval variable.

A speed detection apparatus is often used in combination with a speed control system, and it is employed as, for example, the variable speed system of an electric motor such as a thyristor Ward-Leonard system in a steel plant. FIG. 1 is a block diagram of the control system. Numeral 1 designates a D.C. motor, numeral 2 the speed detection apparatus of the specified type which detects the rotating speed of the motor, and numeral 3 a speed controller which provides a reference current command according to the difference between the detected speed and a set speed. On the other hand, numeral 4 indicates a three-phase A.C. power source, and numeral 5 a converter which converts a three-phase alternating current into a variable D.C. voltage source. Shown at numeral 6 is a current sensor which senses the value of current to be fed to the converter. A current controller 7 generates data for adjusting the output voltage of the converter 5, according to the difference between the actual current provided from the current sensor 6 and the reference current command from the speed controller 3. Numeral 8 denotes a gate control circuit which enables or disables switching elements such as thyristors constituting the converter 5, according to the data from the current controller 7. The speed control of the D.C. motor 1 can be performed by varying a feed voltage to the motor. The converter 5 is of the type which can change-over a plus voltage output mode and a minus voltage output mode in accordance with the reference current delivered from the speed controller 3.

In such a system, the control response is enhanced as the sampling interval for speed detection is made shorter. In the presence of play, etc. which occurs in a mechanical system due to, for examples, gears, however, when the sampling interval is short, a great pulsation appears in the detected speed due to the influence of the play, and also the reference current command from the speed controller 3 pulsates greatly. Under such a condition, in a case where a torque to be generated may be small due to light load, a small current average value will incur a state in which the reference current command pulsates between a plus value and a minus value due to the speed pulsation. In consequence, the changeover of the converter for generating a plus voltage and a minus voltage occurs frequently, and the control system becomes unstable under the influence of the dead time of the change-over, etc. When the sampling interval is lengthened in such event, a momentary great pulsation is absorbed, and hence, the fluctuation of the detected speed decreases to stabilize the control system. From the viewpoint of practical use, however, there are many cases where a great torque is required due to a heavy load on the motor as in the case of, e.g., rolling. In such cases, the average current becomes large, and the current pulsation becomes small enough to be neglected relative to the average current. Under this condition, therefore, the sampling interval needs to be set short so as to enhance the responsiveness. In order to stabilize the control system in the whole operating range thereof, accordingly, the sampling interval needs to be varied according to the load.

A prior-art speed detection apparatus of the specified type applied to a variable speed system is disclosed in Japanese Utility Model Registration No. 53-53776. FIG. 2 is a block diagram of the apparatus. A pulse generator 21 generates pulses (denoted by .phi.) having a frequency proportional to a speed, and a first counter 22 counts the pulses. On the other hand, a pulse oscillator 23 generates pulses (denoted by CLK) having a fixed frequency quite independently of the generator 21, and a second counter 24 counts the pulses. In accordance with a signal provided from a reset circuit 25 at a fixed period T.sub.s, the count values of the first counter 22 and the second counter 24 are simultaneously stored into a first register 26 and a second register 27, respectively, while at the same time the first counter 22 and the second counter 24 have their count values cleared to zero to count the numbers of the pulses from zero again. Letting N.sub..phi. and N.sub.s denote the count values stored in the first register 26 and the second register 27 at this point of time, respectively, and 1/t denote the frequency of the pulses oscillated from the oscillator 23, the sampling period becomes:

T.sub.s =N.sub.s t (1) Since the number of revolutions N is a value proportional to the number of pulses generated from the pulse generator 21 within a unit time, it can be expressed as: ##EQU1## The rotating speed N can accordingly be obtained in such a way that a CPU 28 executes the operation of Equation (2) by receiving the respective values N.sub..phi. and N.sub.s of the first register 26 and the second register 27. Here, K.sub.a and K.sub.b are proportion constants. That is, the period T.sub.s is the speed measuring period and also serves as the sampling period for the speed detection. This period T.sub.s is determined as follows. FIG. 3 illustrates timings for determining T.sub.s. The pulses CLK are generated at the predetermined intervals t by the oscillator 23, and they are counted by the second counter 24. A value N.sub.c is previously set in the counter 24 in hardware fashion, and the point of time at which the next pulse .phi. after the count value has reached the value N.sub.c is set as the end of the period T.sub.s. Accordingly, when the period of time in which the count value of the second counter 24 reaches N.sub.c is denoted by T.sub.c, T.sub.c =N.sub.c t (4) holds, and T.sub.s .gtoreq.T.sub.c holds. T.sub.s =.infin. holds for an extremely low speed, but in the ordinary state in which at least one pulse .phi. is generated during the period T.sub.c, the rise of the pulse .phi. follows the period T.sub.c before a further period T.sub.c lapses at the latest. For this reason, 2T.sub.c .gtoreq.T.sub.s .gtoreq.T.sub.c ( 5) holds ordinarily, and T.sub.s is limited by T.sub.c.

In the prior-art speed detection apparatus, the frequency 1/t of the oscillator 23 and the set value N.sub.c of the counter 24 are determined by hardware, and they are not easily altered but are fixed during the operation of the speed detection apparatus, so that the sampling period T.sub.s is substantially fixed as (2 T.sub.c .gtoreq.T.sub.s .gtoreq.T.sub.c). Therefore, in case of applying the apparatus to the speed control system of the motor as shown in FIG. 1, when the sampling interval T.sub.s is fixed to a short magnitude, a favorable responsiveness is attained, but the control system might become unstable at the time of a light load. Conversely, when the sampling interval T.sub.s is set at a long magnitude, the control system is stabilized also at the time of a light load, but the responsiveness degrades disadvantageously.

SUMMARY OF THE INVENTION

This invention has an objective to eliminate the disadvantages of the prior-art apparatus as stated above, and has for its main object to provide a speed detection apparatus according to which a sampling interval can be altered at S/W by employing a microcomputer, so the sampling interval corresponding to a load is selected on a real time basis even during the operation of the speed detection apparatus, and a control system can be stabilized in the whole operating range.

DESCRIPTION OF THE DRAWINGS

FIG. 1 is a system diagram of a control system to which a speed detection apparatus is applied;

FIG. 2 is a block diagram showing a prior-art apparatus;

FIG. 3 is a chart of speed detection timings;

FIG. 4 is a block diagram showing an embodiment of this invention; and

FIG. 5 is a flow chart showing the operation of the embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENT

FIG. 4 is a block diagram of one embodiment of this invention. Likewise to the prior-art apparatus, the apparatus of the embodiment comprises a pulse generator 21 and a pulse oscillator 23 and a first counter 22 as well as a second counter 24. Further, in order to render T.sub.s variable, there are added a setting register 29 which stores a count value N.sub.c corresponding to T.sub.c, and a comparator 30 which compares the count value of the second counter 24 with the value of the setting register 29. A counting unit 100 is constructed of the first counter 22 and a first register 26, while a sampling interval setting unit 200 is constructed of the second counter 24, a second register 27, the comparator 30, the setting register 29, the pulse oscillator 23 and a reset circuit 25. In the prior-art apparatus, the portion corresponding to this sampling interval setting unit has been constructed only of the second counter 24, the second register 27, the pulse oscillator 23 and the reset circuit 25. Therefore, the setting of the count value N.sub.c for commanding the sampling interval T.sub.s must be determined by hardware, and it is difficult to alter N.sub.c on a real time basis during the operation of the speed detection apparatus. The setting register 29 disposed anew is so constructed that it can be directly accessed from a CPU 28 so as to set N.sub.c in software fashion.

As current data for selecting the count value N.sub.c, digital data can be applied from a current sensor 6 through an analog-to-digital converter 31 to the CPU 28, and the components 6 and 31 constitute an electrical quantity detecting unit.

Next, the operation of the above embodiment will be described. FIG. 5 is a flow chart of a program which is processed by the CPU 28.

The average value of current to be supplied to a converter 5, which is small and with which the pulsation of current is not negligible relative thereto is set within the program as a set current before the speed detection apparatus starts. When the speed detection device starts, the CPU 28 receives through the A/D converter 31 the value of the actual current to be fed to the converter 5. When the actual current received is greater than the set current previously set, the CPU 28 writes into the register 29 the value N.sub.co of the count value N.sub.c for commanding the sampling interval T.sub.s with which the responsiveness of the control system becomes sufficiently favorable. On the other hand, when the actual current is smaller than the set current, the CPU 28 writes into the register 29 the value N.sub.cl (>N.sub.co) of the count value N.sub.c for commanding the sampling interval T.sub.s with which the pulsation of the current does not affect the control system. The counter 24 counts pulses CLK generated by the pulse generator 23 which generate pulses of a fixed frequency 1/t. The count value and the value N.sub.c stored in the register 29 from the CPU 28 are compared by the comparator 30, and the point of time at which they become equal is detected, whereby the period of time T.sub.c can be measured. The reset circuit 25 is actuated at the point of time at which the first pulse .phi. after the lapse of the period T.sub.c rises (and at which the sampling interval T.sub.s ends) Thus, the count values N.sub..phi. and N.sub.s of the counters 22 and 24 are respectively stored into the registers 26 and 27, and the counters begin to count from zero again. Meanwhile, the CPU 28 reads the stored values N.sub..phi. and N.sub.s out of the registers 26 and 27 and calculates N=K.sub.b N.sub..phi. /N.sub.s of Equation (3), whereby the rotating speed N can be obtained.

The above operations are repeatedly performed. With such arrangement, the value N.sub.c can be set on-line by the CPU 28, so that the sampling interval can be controlled on a real time basis according to the magnitude of the actual current.

In the embodiment, the sampling interval T.sub.s has been controlled in accordance with Equation (4), T.sub.s 32 N.sub.c t by rendering the value N.sub.c variable on-line by means of the CPU. However, T.sub.s can be controlled by rendering t variable. By way of example, even in a case where N.sub.c is fixed, t can be controlled on-line with the CPU by employing a programmable counter as the oscillator 23. The programmable counter is constructed so as to divide the fixed frequency of input clock pulses and to supply the counter 24 with the frequency-divided clock pulses as input reference clock pulses, and it is made possible to set the ratio of the frequency division in software fashion by means of the CPU. Then, an effect equivalent to the effect described before can be attained. With this arrangement, the setting register 29 for setting N.sub.c and the comparator 30 are dispensed with. By the way, T.sub.s can be finely set with an arrangement which controls both N.sub.c and t.

This speed detection apparatus can detect, not only the speed of a rotary machine, but also the speed of a rectilinear motion, as long as a mechanism which generates pulses at a frequency proportional to the speed is included.

Further, the embodiment has been so constructed that the CPU 28 is employed as the calculating portion so as to perform the operation of Equation (3) in software fashion within the CPU, but the calculating portion may well be a digital multiplier/divider unit of hardware construction. Besides, in a case where the contents of the first register 26 and the second register 27 are turned into analog values by D/A conversion, analog multiplication/division may well be used.

The actual current data received from the current sensor 6 of the electrical quantity detecting unit is proportional to the torque to be generated by the rotary machine. In view of this point, a similar effect is attained even with an arrangement in which feed power being the input of the rotary machine, as opposed to the generated torque being the output thereof, is detected by the electrical quantity detecting unit so as to set the sampling interval.

As described above, according to this invention, a sampling interval T.sub.s is set on-line at will, which brings forth the effect that the proper sampling interval T.sub.s can be selected on a real time basis according to a running state or running conditions and that a stable control system of favorable responsiveness is provided. For example, in the application of the speed detection apparatus of this invention to a system such as the thyristor Ward-Leonard system for use in the steel plant or the like shown in FIG. 1, when an average current value is small to the extent that current fluctuations attributed to the pulsation of a detection speed are not negligible for the stability of the control system, the pulsation of the detection speed can be suppressed to stabilize the control system by setting T.sub.s to be larger or N.sub.c to be larger on a real time basis. On the other hand, in a case where a great torque is required due to a heavy load acting on the motor, the average current increases, the fluctuations of the reference current attendant upon the speed pulsation become relatively negligible, and the responsiveness becomes important. In this case, a favorable responsiveness can be attained by setting T.sub.s to be smaller or N.sub.c to be smaller. In this manner, the proper sampling interval T.sub.s is set according to the running state, whereby a system which is stable in the whole operating range and which exhibits favorable responsiveness can be formed.

Claims

1. In a variable speed system for electric equipment, a speed detection apparatus for detecting speed of the electric equipment on the basis of a sampling interval so as to stably operate the control system, said speed detection apparatus comprising a pulse generator for generating signal pulses proportional to speed of the electric equipment, an electrical quantity-detecting unit for detecting an electrical quantity to be applied to the electric equipment, a sampling interval setting unit for changing a sampling interval responsive to variations in the electrical quantity, a counting unit connected to the sampling interval setting unit for counting signal pulses generated by said pulse generator in accordance with the sampling interval, and a calculating unit for determining speed of the electric equipment required for smooth operation on the basis of said counted signal pulses and said set sampling interval.

2. In a variable speed system for electric equipment, a speed detection apparatus for detecting speed of the electric equipment on the basis of a sampling interval so as to stably operate the control system, said speed detection apparatus comprising a pulse generator for generating signal pulses proportional to speed of the electric equipment, an electrical quantity-detecting unit for detecting an electrical quantity to be applied to the electric equipment, a sampling interval setting unit for changing a sampling interval responsive to variations in the electrical quantity, a counting unit connected to the sampling interval setting unit for counting signal pulses generated by said pulse generator in accordance with the sampling interval, and a calculating unit for determining speed of the electric equipment required for smooth operation on the basis of said counted signal pulses and said set sampling interval, said electric quantity-detecting unit including a current detector for detecting an input current to the electric equipment, said counting unit including a first counter for counting said signal pulses and a first register for storing therein said counted signal pulses in response to an external reset signal, said sampling interval-setting unit including a reset circuit for generating said external reset signal, a setting register for setting a set value in response to the input current detected by said current detector, a pulse oscillator for generating clock pulses at a predetermined frequency, a second counter for counting clock pulses from said pulse oscillator, a second register for storing therein said counted clock pulses in response to said external reset signal, a comparator for comparing said set value and said counted clock pulse, and said calculating unit including a CPU.