The present; disclosure generally relates power management, particularly to switching regulators (also referred to as switched-mode power converters) with ripple attenuation.
Switching regulators increase (e.g., boost converter) or decrease (e.g., buck converter) an input voltage from a power source to a desired voltage suitable for connected load devices. For example, switching regulators can include, among other things, two switches that alternatively turn on and off to generate an output voltage at the desired voltage level. The switching occurs at a switching frequency. But this switching can lead to undesirable effects such as producing a ripple in the output voltage. A ripple refers to when the output voltage rises and falls like a waveform (e.g., triangle waveform), instead of maintaining at a steady level.
For switching regulators, the output voltage can have a ripple at the switching frequency, caused by charging/discharging of an output capacitor by the ripple of a coil current. The ripple can lead to energy in the output frequency spectrum (e.g., a high “spur”) at the switching frequency, which can be undesirable, especially in more sensitive applications such as RF applications.
Various ones of the appended drawings merely illustrate example embodiments of the present disclosure and should not be considered as limiting its scope.
Accordingly, the present inventors have recognized, among other things, a need for a spur-free technique for a switching regulator. The switching regulator may self-adaptively reduce the spur of the output voltage without affecting performance of the switching frequency. The switching regulator may track a coil current and may use an active feedback loop to adaptively generate an artificial coil current, which tracks an amplitude of the coil current but having opposite phase. The artificial coil current may then be injected into an output node to cancel the coil current ripple.
The document describes a method for ripple attenuation in a switching regulator. The method including: sensing a representation of a coil current of the switching regulator; converting the sensed representation of the coil current to sensed coil voltage representation; generating an artificial coil voltage representation; comparing the sensed coil voltage representation and the artificial coil voltage representation; based on comparing the sensed coil voltage and the artificial coil voltage representations, adjusting the artificial coil voltage representation; converting the adjusted artificial coil voltage representation to an artificial coil current representation; and injecting the artificial coil current representation into an output node of the switching regulator.
The document also describes a ripple attenuation circuit. The circuit includes a current sensor to sense a coil current in a switching regulator, a voltage generator to generate an artificial coil voltage, and a comparator to compare the coil voltage and the artificial voltage. Based on comparing the coil voltage and the artificial voltage, the voltage generator can adjust the artificial coil voltage. The circuit also includes a second converter to convert the adjusted artificial coil voltage to an artificial coil current.
The document further describes a switching regulator. The switching regulator includes a switching converter to convert an input voltage to an output voltage at an output node, the switching converter including a pair of switching devices and an inductor, and a ripple attenuation circuit coupled to the switching converter to inject an artificial coil current into the output node. The ripple attenuation circuit includes a current sensor to sense a coil current in the inductor of the switching converter, a voltage converter to convert the coil current to a coil voltage, a signal generator to generate an artificial coil voltage, and a comparator to compare the coil voltage and the artificial voltage. Based on comparing the coil voltage and the artificial voltage, the signal generator can adjust the artificial coil voltage. The ripple attenuation circuit also includes a current converter to convert the adjusted artificial coil voltage to the artificial coil current.
The switching devices 102, 104 may be provided as N channel field-effect transistors (“FETs”), as P channel FETs, a metal-oxide-semiconductor FET (MOSFET), or a combination, or the like. Input voltage VIN may be applied to an input terminal of the switching device 112. VIN may be a voltage at the first voltage level. The output of switching device 102 may be coupled to the inductor L 106 and the switching device 104, which may also be coupled to ground. The inductor L 106 may be coupled to the capacitor 108, defining an output node for the output voltage VOUT.
The timing of the switching devices 102, 104 may be controlled by the control circuit 110. The control circuit 110 may alternately turn on and off the switching devices 102, 104. For example, the control circuit 110 may output a pulse width modulation signal to control when the switching device 102 turns on and off. The control circuit 110 may invert that pulse width modulation signal so that the switching device 104 is turned on and off at opposite times as switching device 102. In other words, when the switching device 102 is on, the switching device 104 is off and vice versa. The rapid on/off duty cycles of switching devices 102, 104 may be used to control the value of VOUT. The switching devices 102, 104 may be provided as a complementary pair of transistor devices, for example the switching device 102 may be provided as a P channel FET while the switching device 104 may be provided as a N channel FET, in which case the control circuit 110 may not need invert the control signal to alternate the timing of the switching devices.
The control circuit 110 may be coupled to the ends of the inductor L 106. The error amplifier 114 may amplify VOUT, using a reference voltage VREF. The output of the error amplifier 114 may he coupled to the comparator 116, which may also be coupled to the resistor Ri 112. The output of the comparator 116 may be provided as an input to the logic gate 118. Based on this input and a clock signal, the logic gate 118 may generate one or more control signals to control the duty cycles of the switching devices 102, 104.
The switching devices 102, 104 may generate waveform Lx (e.g., a square waveform) and may be coupled to the inductor L 106. A coil current Icoil may flow through the inductor L 106. The inductor L 106 may be coupled to the capacitor (Cout) 108, defining an output node for the output voltage VOUT.
Returning to
The artificial coil current may be generated using a closed-loop, self-adaptive coil current ripple cancellation circuit.
The ripple attenuation circuit 300 may also include components, as described in more detail below, to generate a corresponding an artificial coil voltage Vcoil_artificial, which is applied to another input terminal of the comparator 308. The output of the comparator 308 (Su) may be coupled to a logic gate 310 (e.g., an inverter) and a counter 312.
To generate the Vcoil_artificial, the ripple attenuation circuit 300 may include a first current source 314, a first switch 316, a capacitance network 318, a second current source 320, and a second switch 322. The first current source 314 may generate a charge current Icharge:
Icharge=α*(Vin−Vout),
where α is a scaling factor.
The first current source 314 may be coupled to the first switch 316, which may be controlled by LX (the output of the switching devices 102, 104, as described above). The second current source 320 may generate discharge current Idischarge:
Idischarge=α*Vout,
where α is a scaling factor
The second current source 320 may be coupled to the second switch 322, which may be controlled by
Vcoil_artifical may be filtered using a high pass filter 324 to extract components of corresponding to a range of frequencies, e.g., the high frequency portion (referred to as the AC portion, Vcoil_aac). Vcoil_aac may be applied to the other terminal of the comparator 308. The comparator 308 may compare the Vcoil_sac and Vcoil_aac (generating Su). Su may be inverted by logic gate 210 to generate Sd. Both Su and Sd may he applied as inputs to the counter, which may generate a counter output D. Su may increment the counter output while Sd may decrement the counter output. Based on the comparison as represented by counter output, the total capacitance of the capacitor network 318 may be set or modified to adjust Vcoil_artifical.
In this example, the comparison of Vcoil_aac and Vcoil_sac may be determined at the falling edge of LX. If Vcoil_aac>Vcoil_sac, Su pops and D increases, which may lead to increasing the total capacitance Cart in value. If Vcoil_aac<Vcoil_sac, Sd pops and D decreases, which may lead to decreasing the total capacitance Cart in value.
Vcoil_artifical may he reversed (e.g., shifted 180 degrees in phase) and converted to a current Icoil_aac by current source 122, which may then be injected into the output node of the switching regulator 100, as described above. In this example, artificial coil current Icoil_aac may be characterized as:
Icoil_aac=−1*Vcoil_artifical/Rc
Each of the non-limiting aspects above can stand on its own or can be combined in various permutations or combinations with one or more of the other aspects or other subject matter described in this document.
The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific implementations in which the invention can be practiced. These implementations are also referred to generally as “examples.” Such examples can include elements in addition to those shown or described. However, the present inventors also contemplate examples in which only those elements shown or described are provided. Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.
In the event of inconsistent usages between this document and any documents so incorporated by reference, the usage in this document controls.
In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of “at least one” or “one or more.” In this document, the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated. In this document, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Also, in the following claims, the terms “including” and “comprising” are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a claim are still deemed to fall within the scope of that claim. Moreover, in the following claims, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.
Method examples described herein can be machine or computer-implemented at least in part. Some examples can include a computer-readable medium or machine-readable medium encoded with instructions operable to configure an electronic device to perform methods as described in the above examples. An implementation of such methods can include code, such as microcode, assembly language code, a higher-level language code, or the like. Such code can include computer readable instructions for performing various methods. The code may form portions of computer program products. Further, in an example, the code can be tangibly stored on one or more volatile, non-transitory, or non-volatile tangible computer-readable media, such as during execution or at other times. Examples of these tangible computer-readable media can include, but are not limited to, hard disks, removable magnetic disks, removable optical disks (e.g., compact disks and digital video disks), magnetic cassettes, memory cards or sticks, random access memories (RAMs), read only memories (ROMs), and the like.
The above description is intended to he illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) may be used in combination with each other. Other implementations can he used, such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is provided to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. Also, in the above Detailed Description, various features may be grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any claim. Rather, inventive subject matter may lie in less than all features of a particular disclosed implementation. Thus, the following claims are hereby incorporated into the Detailed Description as examples or implementations, with each claim standing on its own as a separate implementation, and it is contemplated that such implementations can be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
This patent application claims the benefit, of priority U.S. Provisional Patent Application Ser. No. 63/075,676, titled “SPUR FREE SWITCHING REGULATOR WITH SELF-ADAPTIVE CANCELLATION OF COIL CURRENT RIPPLE,” filed on Sep. 8, 2020, which is hereby incorporated by reference herein in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
5668464 | Krein | Sep 1997 | A |
5929692 | Carsten | Jul 1999 | A |
6388896 | Cuk | May 2002 | B1 |
6437999 | Wittenbreder | Aug 2002 | B1 |
7233130 | Kay | Jun 2007 | B1 |
7514910 | Nishida | Apr 2009 | B2 |
7615973 | Uehara | Nov 2009 | B2 |
7706161 | Quazi | Apr 2010 | B2 |
8145149 | Ramachandran et al. | Mar 2012 | B2 |
RE43414 | Walters et al. | May 2012 | E |
8421432 | Hawkes | Apr 2013 | B2 |
8698475 | Dong et al. | Apr 2014 | B2 |
8786268 | Li et al. | Jul 2014 | B2 |
8786270 | Wu et al. | Jul 2014 | B2 |
8829876 | Michishita et al. | Sep 2014 | B2 |
8922186 | Chen | Dec 2014 | B2 |
8963519 | Zambetti et al. | Feb 2015 | B2 |
9209690 | Srinivasan et al. | Dec 2015 | B2 |
9225231 | Gorisse et al. | Dec 2015 | B2 |
9252659 | Oki | Feb 2016 | B2 |
9484797 | Khlat | Nov 2016 | B2 |
9588532 | Rahimi et al. | Mar 2017 | B2 |
9658666 | Ghayal et al. | May 2017 | B1 |
9966832 | Engelhardt et al. | May 2018 | B1 |
10298114 | Yazdi et al. | May 2019 | B1 |
11742741 | Mao | Aug 2023 | B2 |
20090128110 | Delurio et al. | May 2009 | A1 |
20110316508 | Cheng et al. | Dec 2011 | A1 |
20130106378 | Khlat | May 2013 | A1 |
20130234678 | Patterson et al. | Sep 2013 | A1 |
20140070787 | Arno | Mar 2014 | A1 |
20140139198 | Manlove et al. | May 2014 | A1 |
20140252973 | Liu | Sep 2014 | A1 |
20140266120 | Isham | Sep 2014 | A1 |
20140347027 | Jayaraj | Nov 2014 | A1 |
20150048811 | Fayed et al. | Feb 2015 | A1 |
20150311787 | Maede et al. | Oct 2015 | A1 |
20160006336 | Bennett et al. | Jan 2016 | A1 |
20180120877 | Zhao | May 2018 | A1 |
20190081546 | Hsu et al. | Mar 2019 | A1 |
20200028435 | Kim et al. | Jan 2020 | A1 |
20200083798 | Yazdi | Mar 2020 | A1 |
20200186023 | Yazdi | Jun 2020 | A1 |
20210296995 | Zhang et al. | Sep 2021 | A1 |
20220077780 | Mao | Mar 2022 | A1 |
Number | Date | Country |
---|---|---|
1738189 | Feb 2006 | CN |
106374741 | Feb 2017 | CN |
109120153 | Jan 2019 | CN |
114157128 | Mar 2022 | CN |
114421762 | Apr 2022 | CN |
4829287 | Sep 2011 | JP |
2013021790 | Jan 2013 | JP |
101310092 | Sep 2013 | KR |
1613537 | Feb 2018 | TW |
WO-0186792 | Nov 2001 | WO |
WO-2020053884 | Mar 2020 | WO |
Entry |
---|
“Chinese Application Serial No. 202111047470.X, Notification to Make Rectification dated Sep. 24, 2021”, 2 pgs. |
“U.S. Appl. No. 17/467,001, Non Final Office Action dated Feb. 16, 2023”, 18 pgs. |
Hafeez, KT, et al., “Hybrid Structured Buck Converter with Ripple Cancellation and Improved Efficiency”, 2013 Annual IEEE India Conference (INDICON), (2013), 5 pgs. |
Liu, Pang-Jung, et al., “A Spur-Reduction DC-DC Converter With Active Ripple Cancelation Technique”, IEEE Journal of Emerging and Selected Topics in Power Electronics, 6(4), (Dec. 2018), 2206-2214. |
Nashed, Mina, et al., “Current-Mode Hysteretic Buck Converter With Spur-Free Control for Variable Switching Noise Mitigation”, IEEE Transactions on Power Electronics, 33(1), (Jan. 2018), 650-664. |
Pakala, Sri Harsh, et al., “A Spread-Spectrum Mode Enabled Ripple-Based Buck Converter Using a Clockless Frequency Control”, IEEE Transactions on Circuits and Systems—II: Express Briefs, 66(3), (Mar. 2019), 382-386. |
Tao, Chengwu, “Control architectures for spur-free operation in switching power regulators”, PhD Diss., Iowa State University, (2011), 135 pgs. |
Yang, Zhe, “A Mixed Signal Adaptive Ripple Cancellation Technique for Integrated Buck Converters”, MS Thesis, Arizona State University, (Dec. 2016), 50 pgs. |
“U.S. Appl. No. 17/467,001, Notice of Allowance dated Jun. 16, 2023”, 10 pgs. |
“U.S. Appl. No. 17/467,001, Response filed May 16, 2023 to Non Final Office Action dated Feb. 16, 2023”, 9 pgs. |
“Chinese Application Serial No. 202111047470.X, Office Action mailed Nov. 29, 2023”, w Machine English translation, 20 pgs. |
Xu, Gang Ke, “Kappa Switching DC-DC Converter with Continuous Input and Output Currents Achieving 86.7% Input Ripple Suppression and 16dB Peak EMI Reduction”, IEEE Applied Power Electronics Conference and Exposition (APEC), (Jul. 25, 2020), 5 pgs. |
Number | Date | Country | |
---|---|---|---|
20220077779 A1 | Mar 2022 | US |
Number | Date | Country | |
---|---|---|---|
63075676 | Sep 2020 | US |