Startup circuit including first and second Schmitt triggers and power converter employing the same

Information

  • Patent Grant
  • 8976549
  • Patent Number
    8,976,549
  • Date Filed
    Thursday, December 3, 2009
    14 years ago
  • Date Issued
    Tuesday, March 10, 2015
    9 years ago
Abstract
A startup circuit with reduced power dissipation, method of operating the same and a power converter employing the startup circuit. In one embodiment, the startup circuit for a controller includes a charge accumulation circuit having a resistor series-coupled to a capacitor and a first Schmitt trigger having an input coupled to the capacitor. The startup circuit also includes a second Schmitt trigger having an input coupled to an output of the first Schmitt trigger and configured to provide a bias voltage for the controller via the capacitor when an input voltage thereto exceeds a trip voltage.
Description
TECHNICAL FIELD

The present invention is directed, in general, to power electronics and, more specifically, to a startup circuit with reduced power dissipation and method of operating the same.


BACKGROUND

A switched-mode power converter (also referred to as a “power converter” or “regulator”) is a power supply or power processing circuit that converts an input voltage waveform into a specified output voltage waveform. DC-DC power converters convert a direct current (“dc”) input voltage that may be derived from an alternating current (“ac”) source by rectification into a dc output voltage. Controllers associated with the power converters manage an operation thereof by controlling conduction periods of power switches employed therein. Some power converters include a controller coupled between an input and output of the power converter in a feedback loop configuration (also referred to as a “control loop” or “closed control loop”) to regulate an output characteristic of the power converter. Typically, the controller measures the output characteristic (e.g., an output voltage, an output current, or a combination of an output voltage and an output current) of the power converter, and based thereon modifies a duty cycle of a power switch of the power converter to regulate the output characteristic. Other power converters operate in an open-loop manner wherein an output voltage is produced substantially proportional to an input voltage.


A power converter with a low power rating designed to convert an ac mains voltage to a dc output voltage to power an electronic load such as a printer, modem, or personal computer is generally referred to as an “ac power adapter” or a “power adapter,” or, herein succinctly, as an “adapter.” Industry standards and market needs have necessitated continual reductions in no-load and low-load power supply loss to reduce power consumed by millions of power adapters that may remain plugged in, but are not in use, or that may supply a light load level to an electronic device that is not operating at its full capacity. Efficiency requirements at low output power levels or in an idle state have become important in view of the typical load presented by an electronic device in an idle or sleep mode, or an electronic device not operating at full capacity, which are common operational states for a large fraction of the time for electronic devices such as computers and printers in a home or office environment.


To initiate the switching action of a power converter, the controller needs a source of current at a startup current level (e.g., a few milliamperes) or at a bias voltage level (e.g., 12 volts). To provide this input power at startup, a startup circuit typically draws a few milliamperes from the input power source, which may be 140 volts or more. Thus, the input power required to start the power converter may approach 0.5 watt or more, which represents a significant level of power dissipation. The startup current increases the no-load input power if the startup current is not switched off after startup. To switch off the startup current, a high voltage switch is required, which can be relatively expensive.


Thus, light-load and no-load power losses, while relatively small, have now become substantial hindrances to improving power converter efficiency as industry requirements become stricter each year. Thus, despite the development of numerous strategies to reduce power losses of power adapters, no satisfactory strategy has emerged to provide substantial reduction of power dissipation while the adapter provides minimal or no power to a load. Accordingly, what is needed in the art is a design approach and related method for a power converter (e.g., a power adapter) that enable further reduction of power converter losses without compromising product performance, and that can be advantageously adapted to high-volume manufacturing techniques.


SUMMARY OF THE INVENTION

These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by advantageous embodiments of the present invention, including a startup circuit with reduced power dissipation, method of operating the same and a power converter employing the startup circuit. In one embodiment, the startup circuit for a controller includes a charge accumulation circuit having a resistor series-coupled to a capacitor and a first Schmitt trigger having an input coupled to the capacitor. The startup circuit also includes a second Schmitt trigger having an input coupled to an output of the first Schmitt trigger and configured to provide a bias voltage for the controller via the capacitor when an input voltage thereto exceeds a trip voltage.


The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.





BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:



FIG. 1 illustrates a schematic diagram of an embodiment of portions of a power converter that provides an environment for application of the principles of the present invention;



FIGS. 2 and 3 illustrate schematic diagrams of embodiments of startup circuits for a power converter constructed according to the principles of the present invention; and



FIG. 4 illustrates a graphical representation of simulated voltages at selected circuit nodes of the startup circuit illustrated in FIG. 3.





Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated, and may not be redescribed in the interest of brevity after the first instance. The FIGUREs are drawn to illustrate the relevant aspects of exemplary embodiments.


DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the present exemplary embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.


The present invention will be described with respect to exemplary embodiments in a specific context, namely, a startup circuit configured to provide reduced power dissipation for a power converter. While the principles of the present invention will be described in the environment of a power converter, any application that may benefit from a power conversion device including a motor drive or a power amplifier is well within the broad scope of the present invention.


Turning now to FIG. 1, illustrated is a schematic diagram of an embodiment of portions of a power converter (e.g., a forward power converter employing an active clamp) that provides an environment for application of the principles of the present invention. A power train of the power converter includes a power switch Qmn coupled to a source of electrical power that provides an input voltage Vin, represented in FIG. 1 by a battery. The dc input power source supplies input power to an isolating transformer T1. The transformer T1 has Np primary turns and Ns secondary turns that are selected to provide an output voltage Vout with consideration of a resulting duty cycle and stress on power train components. The power switch Qmn (e.g., an n-channel MOSFET) is controlled by a controller (e.g., a pulse-width modulation (“PWM”) controller 150) that controls the power switch Qmn to be conducting for a duty cycle D. The duty cycle D is adjusted by the pulse-width modulation controller 150 to regulate a characteristic of the output of the power converter such as output voltage Vout, an output current, or a combination thereof. The ac voltage appearing on the secondary winding of the transformer T1 is rectified by a forward diode Df and the freewheeling diode Dfw, and the dc component of the resulting waveform is coupled to the output through the low-pass output filter including an output filter inductor Lout and an output filter capacitor Cout to produce the output voltage Vout.


During a first portion of the duty cycle D, an inductor current ILout flowing through the output filter inductor Lout increases as current flows from the input through the power switch Qmn to the output of the power train. During a complementary portion of the duty cycle D (generally co-existent with a complementary duty cycle 1-D of the power switch Qmn), the power switch Qmn is transitioned to a non-conducting state and the inductor current ILout flowing through the output filter inductor Lout decreases. In general, the duty cycle D of the power switch Qmn may be controlled (e.g., adjusted) to maintain a regulation of or regulate the output voltage Vout of the power converter. In addition, the pulse-width modulation controller 150 may include an isolation device such as a pulse transformer or an opto-isolator to provide metallic isolation between the primary and secondary sides of the circuit.


To provide a bias voltage source for the pulse-width modulation controller 150, an additional winding Nb is generally formed on the transformer T1. A diode Db rectifies the voltage produced at terminals of the winding Nb, and a capacitor C1 filters the rectified voltage to produce a bias voltage Vb for the pulse-width modulation controller 150. A common requirement for the design of a power converter is to provide a bias voltage Vb for the pulse-width modulation controller 150 when the power converter is initially turned on. A circuit to provide an initial bias voltage Vb for the pulse-width modulation controller 150 is referred to as a startup circuit, which should be economically constructed to produce a competitive design for the power converter. The power converter also includes a resistor R5 and the capacitor C1 as part of a startup circuit as will be explained in more detail below.


A startup circuit is introduced herein that draws a very low level of current from a source of electrical power. The level of current drawn from the source of electrical power is sufficiently low that a high-voltage switch, which can be expensive, to disable this current after startup of the power converter is not necessary. In addition, in case of a failure of the power converter or a failure of a load coupled to the power converter, the output of the startup circuit may be required to be switched and latched off until the power converter is unpowered (i.e., input voltage is removed) for a sufficient period of time. Employing the startup circuit and related method as disclosed herein, the permanent load coupled to the source of electrical power may be less than 10 milliwatts (“mW”).


The startup circuit generally includes two Schmitt triggers with an output of the first Schmitt trigger coupled to an input of the second Schmitt trigger. The first Schmitt trigger operates with a low bias current and is started when an input voltage thereto rises above a turn-on trip voltage. In accordance with a charge accumulation circuit, a parallel capacitor is charged to a startup voltage (e.g., the input voltage for the first Schmitt trigger) by a resistor with a high resistance. Once triggered, the first Schmitt trigger starts the second Schmitt trigger and latches itself on. The input voltage to turn on (i.e., the turn on trip voltage) the second Schmitt trigger is lower than that of the first Schmitt trigger. The parallel capacitor provides enough current for the startup of the second Schmitt trigger and the pulse-width modulation controller. The first Schmitt trigger stays latched until being stopped by the second Schmitt trigger.


The second Schmitt trigger starts (e.g., provides a bias voltage for) a controller (e.g., a pulse-width modulation controller). The second Schmitt trigger stays latched until an input voltage thereto falls below a turn-off trip voltage. In other words, the second Schmitt trigger remains latched as long as an input thereto exceeds a turn on trip voltage. When the input voltage falls below the turn-off trip voltage, the second Schmitt trigger generates a stop signal to the first Schmitt trigger. When the first Schmitt trigger is switched off, the first Schmitt trigger is ready for the next start. In case of a pulse-width modulation controller or load failure when the first and second Schmitt triggers are on, logic in the pulse-width modulation controller inhibits the stop signal to the first Schmitt trigger to prevent recharging the capacitor of the charge accumulation circuit. The first Schmitt trigger remains on.


In an “on” mode of the startup circuit, some current is supplied from the output of the first Schmitt trigger to the second Schmitt trigger. This current is typically too low to start the second Schmitt trigger, but high enough to keep the first Schmitt trigger switched on. In this mode, the parallel capacitor cannot be recharged to the startup voltage of the second Schmitt trigger due to the higher total current consumption of both Schmitt triggers. Thus, the pulse-width modulation controller stays off until the electronic device (powered by the power converter) is disconnected from the source of electrical power and then reconnected after a sufficiently long delay.


Turning now to FIG. 2, illustrated is a schematic diagram of an embodiment of a startup circuit for a power converter constructed according to the principles of the present invention. The startup circuit is formed with first and second Schmitt triggers ST1, ST2, wherein an output of the first Schmitt trigger ST1 is coupled to a noninverting input of the second Schmitt trigger ST2. A Schmitt trigger is generally a comparator with hysteresis between a turn-on trip voltage and a turn-off trip voltage, and may be constructed by providing feedback from the output of a comparator to its noninverting input (also referred to as “an input”). A noninverting input of the first Schmitt trigger ST1 is coupled to a charge accumulation circuit 205 formed with a resistor R5 (e.g., 27 megohms (“MΩ)”) and a capacitor C1 (e.g., 100 nanofarads) that is connected in parallel with the first and second Schmitt triggers ST1, ST2. The charge accumulation circuit 205 is coupled to a source of electrical power such as a dc input voltage source for providing an input voltage Vin (e.g., a rectified ac mains input voltage at about 350 volts), represented in FIGS. 1 and 2 by a battery, and a bias voltage source (via, for instance, a diode Db coupled to a winding Nb of a transformer T1 as illustrated in FIG. 1). In a typical power converter employable as a power adapter, the dc input voltage source may be formed with a rectifier coupled to an ac input voltage source such as an ac mains via an electromagnetic interference (“EMI”) filter. In such applications, the rectifier is typically coupled to the power train of the power converter via an input capacitor. The charge accumulation circuit 205 can draw about 10 to 15 microamperes from the dc input voltage source.


The bias voltage inputs for Schmitt triggers ST1, ST2 are coupled to the respective noninverting inputs (represented by the circuit connections 210, 211, respectively). Thus, the input voltage Vin to the noninverting inputs of the first and second Schmitt triggers ST1, ST2 are about the same voltages. The first Schmitt trigger ST1 is designed with a very low current drain (e.g., less than 5 microamperes). The first Schmitt trigger ST1 turns on when the voltage across the capacitor C1 reaches (or exceeds) its turn-on trip voltage (e.g., a startup voltage of the first Schmitt trigger ST1). The first Schmitt trigger ST1 provides an input voltage to the second Schmitt trigger ST2 as well as the bias voltage for the second Schmitt trigger ST2. The turn-on trip voltage of the first Schmitt trigger ST1 is set higher than the turn-on trip voltage of the second Schmitt trigger ST2. Thus, when the first Schmitt trigger ST1 is switched on (or conducting), the second Schmitt trigger ST2 is also switched on (or conducting). The first Schmitt trigger ST1 is configured with wide input signal hysteresis such as 12 volts to turn on and 2 volts to turn off the first Schmitt trigger ST1. The output of the second Schmitt trigger ST2 is coupled through a control switch Q7 to a controller (e.g., a pulse-width modulation controller).


When the second Schmitt trigger ST2 is switched on, a bias voltage is provided to start the pulse-width modulation controller from the capacitor C1 of the charge accumulation circuit 205. A resistor R7 (e.g., 33 MΩ) and a resistor R15 (e.g., 10 MΩ) represent a fixed portion of the load on the startup current drawn by the pulse-width modulation controller. When the pulse-width modulation controller is switched on, which is enabled by turning on a control switch Q7 (e.g., a metal-oxide semiconductor field-effect transistor (“MOSFET”) such as a BS170), a higher level of current is drawn from the capacitor C1. When the first Schmitt trigger ST1 is on, the capacitor C1 of the charge accumulation circuit 205 cannot be recharged via the resistor R5.


In operation, the control switch Q7 produces an inhibit signal 203 that also is employed to switch off the first Schmitt trigger ST1, at least temporarily, if there is an interruption in the operation of the pulse-width modulation controller, thereby enabling the startup circuit to restart again after a period of time. If the pulse-width modulation controller is interrupted, a voltage is removed from the gate of the control switch Q7, which causes the voltage of the inhibit signal 203 to rise. The increased voltage of the inhibit signal 203 at the drain of the control switch Q7 is coupled to an inhibit signal bus 201 by a capacitor C2 (e.g., one nanofarad) to the control switch Q8. This turns on the control switch Q8, which pulls down the enable input of the first Schmitt trigger ST1, causing the first Schmitt trigger ST1 to turn off, which also removes the bias voltage to the second Schmitt trigger ST2. The result is the charge accumulation circuit 205 can again produce a voltage across the capacitor C1, thereby re-enabling operation of the startup circuit. Note also that the second Schmitt trigger ST2 turns off if the voltage across the capacitor C1 is too low, enabling charge to re-accumulate in the capacitor C1. A resistor R16 (e.g., 16 MΩ) enables production of a steady-state voltage on the inhibit signal bus 201 of zero volts. A diode D1 prevents the inhibit signal bus 201 from being driven negative. Thus, the control switch Q7, capacitor C2, resistor R16 and diode D1 form a portion of an inhibit circuit coupled to the first Schmitt trigger ST1. It should be noted that while the control switch Q8 may be connected to the noninverting input of the first Schmitt trigger ST1, it is preferable to connect the control switch Q8 to the enable input of the first Schmitt trigger ST1 as illustrated in FIG. 2. If the control switch Q8 was connected to the noninverting input of the first Schmitt trigger ST1, the control switch Q8 would have to discharge the capacitor C1 to reset the first Schmitt trigger ST1, which may require a large current or longer on time for the control switch Q8.


The inhibit signal bus 201 is also coupled to a control switch 51 of an inhibit circuit, which can ground the inhibit signal bus 201 in response to an error signal 202 produced by the power converter when the first and second Schmitt triggers ST1, ST2 are on. The power converter asserts the error signal 202 when an error is detected in the power converter or in the load, such as a power converter overcurrent condition. Grounding the inhibit signal bus 201 by the control switch 51 ensures that the control switch Q8 is turned off, ensuring that the first Schmitt trigger ST1, which has wide input signal hysteresis, remains on. By not resetting the first Schmitt trigger ST1, sufficient current is drawn from the capacitor C1 to prevent re-accumulation of sufficient charge in view of the large resistance of the resistor R5, thereby preventing the pulse-width modulation controller from restarting. The result is the startup circuit is disabled until the input voltage Vin is removed from the startup circuit for a sufficient period of time to enable the capacitor C1 to discharge.


Turning now to FIG. 3, illustrated is a schematic diagram of another embodiment of a startup circuit for a power converter constructed according to the principles of the present invention. Similar components in FIGS. 2 and 3 are represented with similar reference designations. It should be noted that resistor R6 coupled to control switch Q7 represents a load presented by the pulse-width modulation controller. An important consideration for the low input current of the first Schmitt trigger ST1 is that it have a low current load, particularly when the second Schmitt trigger ST2 is in a switched off mode. Due to the low current drawn by the first Schmitt trigger ST1, the first Schmitt trigger ST1 does not draw a high bias current when switching on. This enables the first Schmitt trigger ST1 to switch on with high input/supply resistance. Another consideration is to provide a high level of positive feedback via resistors R11, R13 for the first Schmitt trigger ST1 in comparison to the level of positive feedback provided via resistors R12, R14 for the second Schmitt trigger ST2. The first Schmitt trigger ST1 also does not include a feedback resistor equivalent to the resistor R8 for the second Schmitt trigger ST1. This enables fast switching by the first Schmitt trigger ST1 so that the input voltage does not drop below the switch-on level during switching. The high level of positive feedback also causes a wide range of hysteresis, which is beneficial at the first Schmitt trigger ST1, but would not be helpful at the second Schmitt trigger ST2 because the second Schmitt trigger ST2 defines the lockout voltage level for the startup circuit.


Exemplary values for or type of the components of the startup circuit are provided in the TABLE below.












TABLE







Component
Values or Type









Q1, Q2, Q3, Q4
BSP171



Q5, Q6, Q7, Q8
BS170



D1
D1N4148



R1, R2, R3, R4
 33 MΩ



R5, R7
 27 MΩ



R6
270 kilohms (“kΩ”)



R8
100 MΩ



R9
 22 MΩ



R10
 15 MΩ



R11, R12, R13
 3.3 MΩ



R14
220 kΩ



R15, R16
 10 MΩ



C1
100 nanofarads



C2
 1 nanofarad











Also, selected circuit nodes are designated custom character with a reference designation.


Turning now to FIG. 4, illustrated is a graphical representation of simulated voltages at selected circuit nodes of the startup circuit illustrated in FIG. 3. Each graph represents the indicated parameter in volts. The simulation illustrates detection of a failure at approximately 5.7 seconds, after which the ac mains is disconnected at 10 seconds. The ac mains is reconnected at 12 seconds. When an error occurs (pulse at S1-CP), the control switch Q8 is turned off, ensuring that the first Schmitt trigger ST1 remains on. This condition continues until the ac mains is disconnected although the pulse at S1-CP is not present. As a result, the pulse-width modulation controller is able to stay in off mode after an error occurs until the ac mains is disconnected. The startup circuit can store information that an error has occurred.


Thus, a startup circuit employable with a controller in a power converter and a method of operating the same has been introduced herein. In one embodiment, the startup circuit for a controller (e.g., a pulse-width modulation controller) includes a charge accumulation circuit having a resistor series-coupled to a capacitor and a first Schmitt trigger having an input coupled to the capacitor. The startup circuit also includes a second Schmitt trigger having an input coupled to an output of the first Schmitt trigger and configured to provide a bias voltage for the controller via the capacitor when an input voltage thereto exceeds a trip voltage. The first Schmitt trigger is configured to draw a low bias current and the trip voltage for the second Schmitt trigger is lower than a trip voltage for the first Schmitt trigger. Additionally, the input of the first Schmitt trigger is coupled to a bias input thereof and the input of the second Schmitt trigger is coupled to a bias input thereof. The second Schmitt trigger is also configured to provide a stop signal to the first Schmitt trigger when the input voltage thereto falls below the trip voltage. The startup circuit further includes an inhibit circuit including a control switch, a capacitor, a resistor and a diode control switch coupled to the first Schmitt trigger.


In another embodiment, a method operable with a controller includes charging a capacitor of a charge accumulation circuit. The method also includes causing a first Schmitt trigger to turn on when a voltage across the capacitor coupled to an input thereof exceeds a trip voltage, and causing a second Schmitt trigger to turn on when the first Schmitt trigger is conducting. The method further includes providing a bias voltage for the controller from the capacitor when the second Schmitt trigger is conducting. The method still further includes providing a stop signal to the first Schmitt trigger when an input voltage to the second Schmitt trigger falls below a trip voltage thereto. Additionally, the method includes turning off the first Schmitt trigger via a control switch in response to an inhibit signal. Alternatively, the method includes allowing the first Schmitt trigger to continue conducting via a control switch in response to an error signal to prevent re-accumulation of a charge of the capacitor.


Those skilled in the art should understand that the previously described embodiments of a startup circuit for a power converter configured to reduce no-load or light-load losses and related methods of operating the same are submitted for illustrative purposes only. While a startup circuit to reduce no-load or light-load losses has been described in the environment of a power converter, these processes may also be applied to other systems such as, without limitation, a power amplifier or a motor controller, which are broadly included herein in the term “power converter.”


For a better understanding of power converters, see “Modern DC-to-DC Power Switch-mode Power Converter Circuits,” by Rudolph P. Severns and Gordon Bloom, Van Nostrand Reinhold Company, New York, N.Y. (1985) and “Principles of Power Electronics,” by J. G. Kassakian, M. F. Schlecht and G. C. Verghese, Addison-Wesley (1991).


Also, although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, many of the processes discussed above can be implemented in different methodologies and replaced by other processes, or a combination thereof.


Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims
  • 1. A startup circuit for a controller, comprising: a charge accumulation circuit having a resistor series-coupled to a capacitor;a first Schmitt trigger having an input coupled to said capacitor;a second Schmitt trigger having an input and a bias input coupled to an output of said first Schmitt trigger and configured to provide a bias voltage to power said controller via said capacitor when an input voltage thereto exceeds a trip voltage.
  • 2. The startup circuit as recited in claim 1 wherein said first Schmitt trigger is configured to draw a low bias current.
  • 3. The startup circuit as recited in claim 1 wherein said trip voltage for said second Schmitt trigger is lower than a trip voltage for said first Schmitt trigger.
  • 4. The startup circuit as recited in claim 1 wherein said first Schmitt trigger provides said input voltage and a bias voltage to said second Schmitt trigger.
  • 5. The startup circuit as recited in claim 1 wherein said second Schmitt trigger is configured to provide a stop signal to said first Schmitt trigger when said input voltage thereto falls below said trip voltage.
  • 6. The startup circuit as recited in claim 1 wherein said input of said first Schmitt trigger is coupled to a bias input thereof and said input of said second Schmitt trigger is coupled to said bias input thereof.
  • 7. The startup circuit as recited in claim 1 further comprising an inhibit circuit including a control switch coupled to said first Schmitt trigger.
  • 8. The startup circuit as recited in claim 1 further comprising an inhibit circuit including a control switch and a capacitor coupled to said first Schmitt trigger.
  • 9. The startup circuit as recited in claim 1 further comprising an inhibit circuit including a control switch, a capacitor, a resistor and a diode coupled to said first Schmitt trigger.
  • 10. The startup circuit as recited in claim 1 wherein said controller is a pulse-width modulation controller.
  • 11. A method operable with a controller, comprising: charging a capacitor of a charge accumulation circuit;causing a first Schmitt trigger to turn on when a voltage across said capacitor coupled to an input thereof exceeds a trip voltage;causing a second Schmitt trigger, having an input and a bias input coupled to an output of said first Schmitt trigger, to turn on when said first Schmitt trigger is conducting; andproviding a bias voltage to power said controller from said capacitor when said second Schmitt trigger is conducting.
  • 12. The method as recited in claim 11 wherein a trip voltage for said second Schmitt trigger is lower than said trip voltage for said first Schmitt trigger.
  • 13. The method as recited in claim 11 further comprising providing a stop signal to said first Schmitt trigger when an input voltage to said second Schmitt trigger falls below a trip voltage thereto.
  • 14. The method as recited in claim 11 further comprising turning off said first Schmitt trigger via a control switch in response to an inhibit signal.
  • 15. The method as recited in claim 11 further comprising allowing said first Schmitt trigger to continue conducting via a control switch in response to an error signal to prevent re-accumulation of a charge of said capacitor.
  • 16. A power converter couplable to a source of electrical power, comprising: a power train having a power switch couplable to said source of electrical power;a controller configured to control said power switch; anda startup circuit, including: a charge accumulation circuit couplable to said source of electrical power and having a resistor series-coupled to a capacitor,a first Schmitt trigger having an input coupled to said capacitor;a second Schmitt trigger having an input and a bias input coupled to an output of said first Schmitt trigger and configured to provide a bias voltage to power said controller via said capacitor when an input voltage thereto exceeds a trip voltage.
  • 17. The power converter as recited in claim 16 wherein said trip voltage for said second Schmitt trigger is lower than a trip voltage for said first Schmitt trigger.
  • 18. The power converter as recited in claim 16 wherein said first Schmitt trigger provides said input voltage and a bias voltage to said second Schmitt trigger.
  • 19. The power converter as recited in claim 16 wherein said second Schmitt trigger is configured to provide a stop signal to said first Schmitt trigger when said input voltage thereto falls below said trip voltage.
  • 20. The power converter as recited in claim 16 wherein said startup circuit further includes an inhibit circuit with a control switch coupled to said first Schmitt trigger.
US Referenced Citations (473)
Number Name Date Kind
1376978 Stoekle May 1921 A
2473662 Pohm Jun 1949 A
3007060 Guenther Oct 1961 A
3346798 Dinger Oct 1967 A
3358210 Grossoehme Dec 1967 A
3433998 Woelber Mar 1969 A
3484562 Kronfeld Dec 1969 A
3553620 Cielo et al. Jan 1971 A
3602795 Gunn Aug 1971 A
3622868 Todt Nov 1971 A
3681679 Chung Aug 1972 A
3708742 Gunn Jan 1973 A
3708744 Stephens et al. Jan 1973 A
4011498 Hamsra Mar 1977 A
4019122 Ryan Apr 1977 A
4075547 Wroblewski Feb 1978 A
4202031 Hesler et al. May 1980 A
4257087 Cuk Mar 1981 A
4274071 Pfarre Jun 1981 A
4327348 Hirayama Apr 1982 A
4471423 Hase Sep 1984 A
4499481 Greene Feb 1985 A
4570174 Huang et al. Feb 1986 A
4577268 Easter et al. Mar 1986 A
4581691 Hock Apr 1986 A
4613841 Roberts Sep 1986 A
4636823 Margalit et al. Jan 1987 A
4660136 Montorefano Apr 1987 A
4770667 Evans et al. Sep 1988 A
4770668 Skoultchi et al. Sep 1988 A
4780653 Bezos et al. Oct 1988 A
4785387 Lee et al. Nov 1988 A
4799138 Chahabadi et al. Jan 1989 A
4803609 Gillett et al. Feb 1989 A
4823249 Garcia, II Apr 1989 A
4837496 Erdi Jun 1989 A
4866367 Ridley et al. Sep 1989 A
4876638 Silva et al. Oct 1989 A
4887061 Matsumura Dec 1989 A
4899271 Seiersen Feb 1990 A
4903089 Hollis et al. Feb 1990 A
4922400 Cook May 1990 A
4962354 Visser et al. Oct 1990 A
4964028 Spataro Oct 1990 A
4999759 Cavagnolo et al. Mar 1991 A
5003277 Sokai et al. Mar 1991 A
5014178 Balakrishnan May 1991 A
5027264 DeDoncker et al. Jun 1991 A
5055991 Carroll Oct 1991 A
5068756 Morris et al. Nov 1991 A
5106778 Hollis et al. Apr 1992 A
5126714 Johnson Jun 1992 A
5132888 Lo et al. Jul 1992 A
5134771 Lee et al. Aug 1992 A
5172309 DeDoncker et al. Dec 1992 A
5177460 Dhyanchand et al. Jan 1993 A
5182535 Dhyanchand Jan 1993 A
5204809 Andresen Apr 1993 A
5206621 Yerman Apr 1993 A
5208739 Sturgeon May 1993 A
5223449 Morris et al. Jun 1993 A
5225971 Spreen Jul 1993 A
5231037 Yuan et al. Jul 1993 A
5244829 Kim Sep 1993 A
5262930 Hua et al. Nov 1993 A
5282126 Hüsgen Jan 1994 A
5285396 Aoyama Feb 1994 A
5291382 Cohen Mar 1994 A
5303138 Rozman Apr 1994 A
5305191 Loftus, Jr. Apr 1994 A
5335163 Seiersen Aug 1994 A
5336985 McKenzie Aug 1994 A
5342795 Yuan et al. Aug 1994 A
5343140 Gegner Aug 1994 A
5353001 Meinel et al. Oct 1994 A
5369042 Morris et al. Nov 1994 A
5374887 Drobnik Dec 1994 A
5399968 Sheppard et al. Mar 1995 A
5407842 Morris et al. Apr 1995 A
5453923 Scalais et al. Sep 1995 A
5459652 Faulk Oct 1995 A
5468661 Yuan et al. Nov 1995 A
5477175 Tisinger et al. Dec 1995 A
5508903 Alexndrov Apr 1996 A
5523673 Ratliff et al. Jun 1996 A
5539630 Pietkiewicz et al. Jul 1996 A
5554561 Plumton Sep 1996 A
5555494 Morris Sep 1996 A
5581224 Yamaguchi Dec 1996 A
5610085 Yuan et al. Mar 1997 A
5624860 Plumton et al. Apr 1997 A
5636116 Milavec et al. Jun 1997 A
5661642 Shimashita Aug 1997 A
5663876 Newton et al. Sep 1997 A
5671131 Brown Sep 1997 A
5700703 Huang et al. Dec 1997 A
5712189 Plumton et al. Jan 1998 A
5719544 Vinciarelli et al. Feb 1998 A
5734564 Brkovic Mar 1998 A
5736842 Jovanovic Apr 1998 A
5742491 Bowman et al. Apr 1998 A
5747842 Plumton May 1998 A
5756375 Celii et al. May 1998 A
5760671 Lahr et al. Jun 1998 A
5783984 Keuneke Jul 1998 A
5784266 Chen Jul 1998 A
5804943 Kollman et al. Sep 1998 A
5815383 Lei Sep 1998 A
5815386 Gordon Sep 1998 A
5864110 Moriguchi et al. Jan 1999 A
5870299 Rozman Feb 1999 A
5880942 Leu Mar 1999 A
5886508 Jutras Mar 1999 A
5889298 Plumton et al. Mar 1999 A
5889660 Taranowski et al. Mar 1999 A
5900822 Sand et al. May 1999 A
5907481 Svardsjo May 1999 A
5909110 Yuan et al. Jun 1999 A
5910665 Plumton et al. Jun 1999 A
5920475 Boylan et al. Jul 1999 A
5925088 Nasu Jul 1999 A
5929665 Ichikawa et al. Jul 1999 A
5933338 Wallace Aug 1999 A
5940287 Brkovic Aug 1999 A
5946207 Schoofs Aug 1999 A
5956245 Rozman Sep 1999 A
5956578 Weitzel et al. Sep 1999 A
5959850 Lim Sep 1999 A
5977853 Ooi et al. Nov 1999 A
5982640 Naveed Nov 1999 A
5999066 Saito et al. Dec 1999 A
5999429 Brown Dec 1999 A
6003139 McKenzie Dec 1999 A
6008519 Yuan et al. Dec 1999 A
6011703 Boylan et al. Jan 2000 A
6038154 Boylan et al. Mar 2000 A
6046664 Weller et al. Apr 2000 A
6055166 Jacobs et al. Apr 2000 A
6060943 Jansen May 2000 A
6067237 Nguyen May 2000 A
6069798 Liu May 2000 A
6069799 Bowman et al. May 2000 A
6078510 Spampinato et al. Jun 2000 A
6084792 Chen et al. Jul 2000 A
6094038 Lethellier Jul 2000 A
6097046 Plumton Aug 2000 A
6125046 Jang et al. Sep 2000 A
6144187 Bryson Nov 2000 A
6147886 Wittenbreder Nov 2000 A
6156611 Lan et al. Dec 2000 A
6160374 Hayes et al. Dec 2000 A
6160721 Kossives et al. Dec 2000 A
6163466 Davila, Jr. et al. Dec 2000 A
6181231 Bartilson Jan 2001 B1
6188586 Farrington et al. Feb 2001 B1
6191964 Boylan et al. Feb 2001 B1
6208535 Parks Mar 2001 B1
6215290 Yang et al. Apr 2001 B1
6218891 Lotfi et al. Apr 2001 B1
6229197 Plumton et al. May 2001 B1
6262564 Kanamori Jul 2001 B1
6288501 Nakamura et al. Sep 2001 B1
6288920 Jacobs et al. Sep 2001 B1
6295217 Yang et al. Sep 2001 B1
6304460 Cuk Oct 2001 B1
6309918 Huang et al. Oct 2001 B1
6317021 Jansen Nov 2001 B1
6317337 Yasumura Nov 2001 B1
6320490 Clayton Nov 2001 B1
6323090 Zommer Nov 2001 B1
6325035 Codina et al. Dec 2001 B1
6344986 Jain et al. Feb 2002 B1
6345364 Lee Feb 2002 B1
6348848 Herbert Feb 2002 B1
6351396 Jacobs Feb 2002 B1
6356462 Jang et al. Mar 2002 B1
6362986 Schultz et al. Mar 2002 B1
6373727 Hedenskog et al. Apr 2002 B1
6373734 Martinelli Apr 2002 B1
6380836 Matsumoto et al. Apr 2002 B2
6388898 Fan et al. May 2002 B1
6392902 Jang et al. May 2002 B1
6396718 Ng et al. May 2002 B1
6400579 Cuk Jun 2002 B2
6414578 Jitaru Jul 2002 B1
6418039 Lentini et al. Jul 2002 B2
6438009 Assow Aug 2002 B2
6445598 Yamada Sep 2002 B1
6462965 Uesono Oct 2002 B1
6466461 Mao et al. Oct 2002 B2
6469564 Jansen Oct 2002 B1
6477065 Parks Nov 2002 B2
6483724 Blair et al. Nov 2002 B1
6489754 Blom Dec 2002 B2
6498367 Chang et al. Dec 2002 B1
6501193 Krugly Dec 2002 B1
6504321 Giannopoulos et al. Jan 2003 B2
6512352 Qian Jan 2003 B2
6525603 Morgan Feb 2003 B1
6539299 Chatfield et al. Mar 2003 B2
6545453 Glinkowski et al. Apr 2003 B2
6548992 Alcantar et al. Apr 2003 B1
6549436 Sun Apr 2003 B1
6552917 Bourdillon Apr 2003 B1
6563725 Carsten May 2003 B2
6570268 Perry et al. May 2003 B1
6580627 Takahashi Jun 2003 B2
6597592 Carsten Jul 2003 B2
6608768 Sula Aug 2003 B2
6611132 Nakagawa et al. Aug 2003 B2
6614206 Wong et al. Sep 2003 B1
6636025 Irissou Oct 2003 B1
6654259 Koshita et al. Nov 2003 B2
6661276 Chang Dec 2003 B1
6668296 Dougherty et al. Dec 2003 B1
6674658 Mao et al. Jan 2004 B2
6683797 Zaitsu et al. Jan 2004 B2
6687137 Yasumura Feb 2004 B1
6696910 Nuytkens et al. Feb 2004 B2
6731486 Holt et al. May 2004 B2
6741099 Krugly May 2004 B1
6751106 Zhang et al. Jun 2004 B2
6753723 Zhang Jun 2004 B2
6765810 Perry Jul 2004 B2
6775159 Webb et al. Aug 2004 B2
6784644 Xu et al. Aug 2004 B2
6804125 Brkovic Oct 2004 B2
6813170 Yang Nov 2004 B2
6831847 Perry Dec 2004 B2
6856149 Yang Feb 2005 B2
6862194 Yang et al. Mar 2005 B2
6867678 Yang Mar 2005 B2
6867986 Amei Mar 2005 B2
6873237 Chandrasekaran et al. Mar 2005 B2
6882548 Jacobs et al. Apr 2005 B1
6906934 Yang et al. Jun 2005 B2
6943533 Okuno Sep 2005 B2
6944033 Xu et al. Sep 2005 B1
6977824 Yang et al. Dec 2005 B1
6980077 Chandrasekaran et al. Dec 2005 B1
6982887 Batarseh et al. Jan 2006 B2
7009486 Goeke et al. Mar 2006 B1
7012414 Mehrotra et al. Mar 2006 B1
7016204 Yang et al. Mar 2006 B2
7026807 Anderson et al. Apr 2006 B2
7034586 Mehas et al. Apr 2006 B2
7034647 Yan et al. Apr 2006 B2
7046523 Sun et al. May 2006 B2
7061358 Yang Jun 2006 B1
7072189 Kim Jul 2006 B2
7075799 Qu Jul 2006 B2
7076360 Ma Jul 2006 B1
7095638 Uusitalo Aug 2006 B2
7098640 Brown Aug 2006 B2
7099163 Ying Aug 2006 B1
7136293 Petkov et al. Nov 2006 B2
7148669 Maksimovic et al. Dec 2006 B2
7170268 Kim Jan 2007 B2
7176662 Chandrasekaran Feb 2007 B2
7209024 Nakahori Apr 2007 B2
7269038 Shekhawat et al. Sep 2007 B2
7280026 Chandrasekaran et al. Oct 2007 B2
7285807 Brar et al. Oct 2007 B2
7298118 Chandrasekaran Nov 2007 B2
7301785 Yasumura Nov 2007 B2
7312686 Bruno Dec 2007 B2
7321283 Mehrotra et al. Jan 2008 B2
7332992 Iwai Feb 2008 B2
7339208 Brar et al. Mar 2008 B2
7339801 Yasumura Mar 2008 B2
7348612 Sriram et al. Mar 2008 B2
7360004 Dougherty et al. Apr 2008 B2
7362592 Yang et al. Apr 2008 B2
7362593 Yang et al. Apr 2008 B2
7375607 Lee et al. May 2008 B2
7375994 Andreycak May 2008 B2
7385375 Rozman Jun 2008 B2
7386404 Cargonja et al. Jun 2008 B2
7417875 Chandrasekaran et al. Aug 2008 B2
7427910 Mehrotra et al. Sep 2008 B2
7431862 Mehrotra et al. Oct 2008 B2
7439556 Brar et al. Oct 2008 B2
7439557 Brar et al. Oct 2008 B2
7446512 Nishihara et al. Nov 2008 B2
7447049 Garner et al. Nov 2008 B2
7462891 Brar et al. Dec 2008 B2
7468649 Chandrasekaran Dec 2008 B2
7471523 Yang Dec 2008 B2
7489225 Dadafshar Feb 2009 B2
7499295 Indika de Silva et al. Mar 2009 B2
7541640 Brar et al. Jun 2009 B2
7554430 Mehrotra et al. Jun 2009 B2
7558037 Gong et al. Jul 2009 B1
7558082 Jitaru Jul 2009 B2
7567445 Coulson et al. Jul 2009 B2
7626370 Mei et al. Dec 2009 B1
7630219 Lee Dec 2009 B2
7633369 Chandrasekaran et al. Dec 2009 B2
7663183 Brar et al. Feb 2010 B2
7667986 Artusi et al. Feb 2010 B2
7675758 Artusi et al. Mar 2010 B2
7675759 Artusi et al. Mar 2010 B2
7675764 Chandrasekaran et al. Mar 2010 B2
7715217 Manabe et al. May 2010 B2
7733679 Luger et al. Jun 2010 B2
7746041 Xu et al. Jun 2010 B2
7778050 Yamashita Aug 2010 B2
7778051 Yang Aug 2010 B2
7787264 Yang et al. Aug 2010 B2
7791903 Zhang et al. Sep 2010 B2
7795849 Sohma Sep 2010 B2
7813101 Morikawa Oct 2010 B2
7847535 Meynard et al. Dec 2010 B2
7889517 Artusi et al. Feb 2011 B2
7889521 Hsu Feb 2011 B2
7906941 Jayaraman et al. Mar 2011 B2
7940035 Yang May 2011 B2
7965528 Yang et al. Jun 2011 B2
7983063 Lu et al. Jul 2011 B2
8004112 Koga et al. Aug 2011 B2
8134443 Chandrasekaran et al. Mar 2012 B2
8179699 Tumminaro et al. May 2012 B2
8184456 Jain et al. May 2012 B1
8278889 Tateishi Oct 2012 B2
8467199 Lee et al. Jun 2013 B2
8488355 Berghegger Jul 2013 B2
8520414 Garrity et al. Aug 2013 B2
8520420 Jungreis et al. Aug 2013 B2
8638578 Zhang Jan 2014 B2
8643222 Brinlee et al. Feb 2014 B2
8767418 Jungreis et al. Jul 2014 B2
8787043 Berghegger Jul 2014 B2
8792256 Berghegger Jul 2014 B2
8792257 Berghegger Jul 2014 B2
20010020886 Matsumoto et al. Sep 2001 A1
20010055216 Shirato Dec 2001 A1
20020044463 Bontempo et al. Apr 2002 A1
20020057080 Telefus et al. May 2002 A1
20020071295 Nishikawa Jun 2002 A1
20020101741 Brkovic Aug 2002 A1
20020110005 Mao et al. Aug 2002 A1
20020114172 Webb et al. Aug 2002 A1
20020167385 Ackermann Nov 2002 A1
20020176262 Tripathi et al. Nov 2002 A1
20030026115 Miyazaki Feb 2003 A1
20030030422 Sula Feb 2003 A1
20030039129 Miyazaki et al. Feb 2003 A1
20030063483 Carsten Apr 2003 A1
20030063484 Carsten Apr 2003 A1
20030076079 Alcantar et al. Apr 2003 A1
20030086279 Bourdilloon May 2003 A1
20030197585 Chandrasekaran et al. Oct 2003 A1
20030198067 Sun et al. Oct 2003 A1
20040017689 Zhang et al. Jan 2004 A1
20040032754 Yang Feb 2004 A1
20040034555 Dismukes et al. Feb 2004 A1
20040064621 Dougherty et al. Apr 2004 A1
20040148047 Dismukes et al. Jul 2004 A1
20040156220 Kim et al. Aug 2004 A1
20040174147 Vinciarelli Sep 2004 A1
20040196672 Amei Oct 2004 A1
20040200631 Chen Oct 2004 A1
20040201380 Zimmerman et al. Oct 2004 A1
20040217794 Strysko Nov 2004 A1
20040257095 Yang Dec 2004 A1
20050024179 Chandrasekaran et al. Feb 2005 A1
20050046404 Uusitalo Mar 2005 A1
20050052224 Yang et al. Mar 2005 A1
20050052886 Yang et al. Mar 2005 A1
20050207189 Chen Sep 2005 A1
20050245658 Mehrotra et al. Nov 2005 A1
20050254266 Jitaru Nov 2005 A1
20050254268 Reinhard et al. Nov 2005 A1
20050281058 Batarseh et al. Dec 2005 A1
20060006975 Jitaru et al. Jan 2006 A1
20060006976 Bruno Jan 2006 A1
20060007713 Brown Jan 2006 A1
20060038549 Mehrotra et al. Feb 2006 A1
20060038649 Mehrotra et al. Feb 2006 A1
20060038650 Mehrotra et al. Feb 2006 A1
20060044845 Fahlenkamp Mar 2006 A1
20060091430 Sriram et al. May 2006 A1
20060109698 Qu May 2006 A1
20060187684 Chandrasekaran et al. Aug 2006 A1
20060197510 Chandrasekaran Sep 2006 A1
20060198173 Rozman Sep 2006 A1
20060226477 Brar et al. Oct 2006 A1
20060226478 Brar et al. Oct 2006 A1
20060227576 Yasumura Oct 2006 A1
20060237968 Chandrasekaran Oct 2006 A1
20060255360 Brar et al. Nov 2006 A1
20060271315 Cargonja et al. Nov 2006 A1
20050286270 Petkov et al. Dec 2006 A1
20070007945 King et al. Jan 2007 A1
20070010298 Chang Jan 2007 A1
20070019356 Morikawa Jan 2007 A1
20070030717 Luger et al. Feb 2007 A1
20070041224 Moyse et al. Feb 2007 A1
20070045765 Brar et al. Mar 2007 A1
20070058402 Shekhawat et al. Mar 2007 A1
20070069286 Brar et al. Mar 2007 A1
20070114979 Chandrasekaran May 2007 A1
20070120953 Koga et al. May 2007 A1
20070121351 Zhang et al. May 2007 A1
20070139984 Lo Jun 2007 A1
20070159857 Lee Jul 2007 A1
20070206523 Huynh et al. Sep 2007 A1
20070222463 Qahouq et al. Sep 2007 A1
20070241721 Weinstein et al. Oct 2007 A1
20070274106 Coulson et al. Nov 2007 A1
20070274107 Garner et al. Nov 2007 A1
20070296028 Brar et al. Dec 2007 A1
20070296383 Xu Dec 2007 A1
20070298559 Brar et al. Dec 2007 A1
20070298564 Brar et al. Dec 2007 A1
20080012423 Mimran Jan 2008 A1
20080024094 Nishihara et al. Jan 2008 A1
20080024259 Chandrasekaran et al. Jan 2008 A1
20080030178 Leonard et al. Feb 2008 A1
20080031021 Ros et al. Feb 2008 A1
20080037294 Indika de Silva et al. Feb 2008 A1
20080043503 Yang Feb 2008 A1
20080054874 Chandrasekaran et al. Mar 2008 A1
20080080219 Sohma Apr 2008 A1
20080111657 Mehrotra et al. May 2008 A1
20080130321 Artusi et al. Jun 2008 A1
20080130322 Artusi et al. Jun 2008 A1
20080137381 Beasley Jun 2008 A1
20080150666 Chandrasekaran et al. Jun 2008 A1
20080198638 Reinberger et al. Aug 2008 A1
20080205104 Lev et al. Aug 2008 A1
20080224812 Chandrasekaran Sep 2008 A1
20080232141 Artusi et al. Sep 2008 A1
20080310190 Chandrasekaran et al. Dec 2008 A1
20080315852 Jayaraman et al. Dec 2008 A1
20080316779 Jayaraman et al. Dec 2008 A1
20090002054 Tsunoda et al. Jan 2009 A1
20090046486 Lu et al. Feb 2009 A1
20090072626 Watanabe et al. Mar 2009 A1
20090097290 Chandrasekaran Apr 2009 A1
20090257250 Liu Oct 2009 A1
20090273957 Feldtkeller Nov 2009 A1
20090284994 Lin et al. Nov 2009 A1
20090289557 Itoh et al. Nov 2009 A1
20090290385 Jungreis et al. Nov 2009 A1
20090310388 Yang Dec 2009 A1
20090315530 Baranwal Dec 2009 A1
20100020578 Ryu et al. Jan 2010 A1
20100091522 Chandrasekaran et al. Apr 2010 A1
20100123486 Berghegger May 2010 A1
20100149838 Artusi et al. Jun 2010 A1
20100164400 Adragna Jul 2010 A1
20100164443 Tumminaro et al. Jul 2010 A1
20100182806 Garrity et al. Jul 2010 A1
20100188876 Garrity et al. Jul 2010 A1
20100254168 Chandrasekaran Oct 2010 A1
20100321958 Brinlee et al. Dec 2010 A1
20100321964 Brinlee et al. Dec 2010 A1
20110025289 Wang et al. Feb 2011 A1
20110038179 Zhang Feb 2011 A1
20110080102 Ge et al. Apr 2011 A1
20110089917 Chen et al. Apr 2011 A1
20110134664 Berghegger Jun 2011 A1
20110149607 Jungreis et al. Jun 2011 A1
20110182089 Berghegger Jul 2011 A1
20110239008 Lam et al. Sep 2011 A1
20110241738 Tamaoka Oct 2011 A1
20110305047 Jungreis et al. Dec 2011 A1
20120020119 Tang et al. Jan 2012 A1
20120243271 Berghegger Sep 2012 A1
20120294048 Brinlee Nov 2012 A1
20130003430 Reddy Jan 2013 A1
20140091720 Brinlee Apr 2014 A1
Foreign Referenced Citations (16)
Number Date Country
2904469 May 2007 CN
101141099 Mar 2008 CN
101202509 Jun 2008 CN
201252294 Jun 2009 CN
10310361 Sep 2004 DE
0665634 Jan 1994 EP
57097361 Jun 1982 JP
3-215911 Sep 1991 JP
3215911 Sep 1991 JP
2000-68132 Mar 2000 JP
2008283818 Nov 2008 JP
WO8700991 Feb 1987 WO
WO2010083511 Jul 2010 WO
WO2010083514 Jul 2010 WO
WO2010114914 Oct 2010 WO
WO2011116225 Sep 2011 WO
Non-Patent Literature Citations (62)
Entry
Chhawchharia, P., et al., “On the Reduction of Component Count in Switched Capacitor DC/DC Convertors,” Hong Kong Polytechnic University, IEEE, 1997, Hung Horn, Kowloon, Hong Kong, pp. 1395-1401.
Kuwabara, K., et al., “Switched-Capacitor DC-DC Converters,” Fujitsu Limited, IEEE, 1988, Kawasaki, Japan, pp. 213-218.
Maxim, Application Note 725, www.maxim-ic.com/an725, Maxim Integrated Products, Nov. 29, 2001, 8 pages.
National Semiconductor Corporation, “LMC7660 Switched Capacitor Voltage Converter,” www.national.com, Apr. 1997, 12 pages.
National Semiconductor Corporation, “LM2665 Switched Capacitor Voltage Converter,” www.national.com, Sep. 2005, 9 pages.
Texas Instruments Incorporated, “LT1054, LT1054Y Switched-Capacitor Voltage Converters With Regulators,” SLVS033C, Feb. 1990—Revised Jul. 1998, 25 pages.
Vallamkonda, S., “Limitations of Switching Voltage Regulators,” A Thesis in Electrical Engineering, Texas Tech University, May 2004, 89 pages.
Xu, M., et al., “Voltage Divider and its Application in the Two-stage Power Architecture,” Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, IEEE, 2006, Blacksburg, Virginia, pp. 499-505.
Ajram, S., et al., “Ultrahigh Frequency DC-to-DC Converters Using GaAs Power Switches,” IEEE Transactions on Power Electronics, Sep. 2001, pp. 594-602, vol. 16, No. 5, IEEE, Los Alamitos, CA.
“AN100: Application Note using Lx100 Family of High Performance N-Ch JFET Transistors,” AN100.Rev 1.01, Sep. 2003, 5 pp., Lovoltech, Inc., Santa Clara, CA.
“AN101A: Gate Drive Network for a Power JFET,” AN101A.Rev 1.2, Nov. 2003, 2 pp., Lovoltech, Inc., Santa Clara, CA.
“AN108: Applications Note: How to Use Power JFETs® and MOSFETs Interchangeably in Low-Side Applications,” Rev. 1.0.1, Feb. 14, 2005, 4 pp., Lovoltech, Inc., Santa Clara, CA.
Balogh, L., et al., “Power-Factor Correction with Interleaved Boost Converters in Continuous-Inductor-Current Mode,” IEEE Proceedings of APEC, pp. 168-174, 1993, IEEE, Los Alamitos, CA.
Biernacki, J., et al., “Radio Frequency DC-DC Flyback Converter,” Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, Aug. 8-11, 2000, pp. 94-97, vol. 1, IEEE, Los Alamitos, CA.
Chen, W., et al., “Design of High Efficiency, Low Profile, Low Voltage Converter with Integrated Magnetics,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 911-917, IEEE, Los Alamitos, CA.
Chen, W., et al., “Integrated Planar Inductor Scheme for Multi-module Interleaved Quasi-Square-Wave (QSW) DC/DC Converter,” 30th Annual IEEE Power Electronics Specialists Conference (PESC '99), 1999, pp. 759-762, vol. 2, IEEE, Los Alamitos, CA.
Curtis, K., “Advances in Microcontroller Peripherals Facilitate Current-Mode for Digital Power Supplies,” Digital Power Forum '06, 4 pp., Sep. 2006, Darnell Group, Richardson, TX.
Eisenbeiser, K., et al., “Manufacturable GaAs VFET for Power Switching Applications,” IEEE Electron Device Letters, Apr. 2000, pp. 144-145, vol. 21, No. 4, IEEE.
Gaye, M., et al., “A 50-100MHz 5V to -5V, 1W Cuk Converter Using Gallium Arsenide Power Switches,” ISCAS 2000—IEEE International Symposium on Circuits and Systems, May 28-31, 2000, pp. I-264-I-267, vol. 1, IEEE, Geneva, Switzerland.
Goldberg, A.F., et al., “Issues Related to 1-10-MHz Transformer Design,” IEEE Transactions on Power Electronics, Jan. 1989, pp. 113-123, vol. 4, No. 1, IEEE, Los Alamitos, CA.
Goldberg, A.F., et al., “Finite-Element Analysis of Copper Loss in 1-10-MHz Transformers,” IEEE Transactions on Power Electronics, Apr. 1989, pp. 157-167, vol. 4, No. 2, IEEE, Los Alamitos, CA.
Jitaru, I.D., et al., “Quasi-Integrated Magnetic an Avenue for Higher Power Density and Efficiency in Power Converters,” 12th Annual Applied Power Electronics Conference and Exposition, Feb. 23-27, 1997, pp. 395-402, vol. 1, IEEE, Los Alamitos, CA.
Kollman, R., et al., “10 MHz PWM Converters with GaAs VFETs,” IEEE 11th Annual Applied Power Electronics Conference and Exposition, Mar. 1996, pp. 264-269, vol. 1, IEEE.
Lee, P.-W., et al., “Steady-State Analysis of an Interleaved Boost Converter with Coupled Inductors,” IEEE Transactions on Industrial Electronics, Aug. 2000, pp. 787-795, vol. 47, No. 4, IEEE, Los Alamitos, CA.
Lenk, R., “Introduction to the Tapped Buck Converter,” PCIM 2000, HFPC 2000 Proceedings, Oct. 2000, pp. 155-166.
Liu, W., “Fundamentals of III-V Devices: HBTs, MESFETs, and HFETs/HEMTs,” §5-5: Modulation Doping, 1999, pp. 323-330, John Wiley & Sons, New York, NY.
Maksimović, D., et al., “Switching Converters with Wide DC Conversion Range,” IEEE Transactions on Power Electronics, Jan. 1991, pp. 151-157, vol. 6, No. 1, IEEE, Los Alamitos, CA.
Middlebrook, R.D., “Transformerless DC-to-DC Converters with Large Conversion Ratios,” IEEE Transactions on Power Electronics, Oct. 1988, pp. 484-488, vol. 3, No. 4, IEEE, Los Alamitos, CA.
Miwa, B.A., et al., “High Efficiency Power Factor Correction Using Interleaving Techniques,” IEEE Proceedings of APEC, 1992, pp. 557-568, IEEE, Los Alamitos, CA.
Nguyen, L.D., et al., “Ultra-High-Speed Modulation-Doped Field-Effect Transistors: A Tutorial Review,” Proceedings of the IEEE, Apr. 1992, pp. 494-518, vol. 80, No. 4, IEEE.
Niemela, V.A., et al., “Comparison of GaAs and Silicon Synchronous Rectifiers in a 3.3V Out, 50W DC-DC Converter,” 27th Annual IEEE Power Electronics Specialists Conference, Jun. 1996, pp. 861-867, vol. 1, IEEE.
Ninomiya, T., et al., “Static and Dynamic Analysis of Zero-Voltage-Switched Half-Bridge Converter with PWM Control,” Proceedings of 1991 IEEE Power Electronics Specialists Conference (PESC '91), 1991, pp. 230-237, IEEE, Los Alamitos, CA.
O'Meara, K., “A New Output Rectifier Configuration Optimized for High Frequency Operation,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 219-225, Toronto, CA.
Peng, C., et al., “A New Efficient High Frequency Rectifier Circuit,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 236-243, Toronto, CA.
Pietkiewicz, A., et al. “Coupled-Inductor Current-Doubler Topology in Phase-Shifted Full-Bridge DC-DC Converter,” 20th International Telecommunications Energy Conference (INTELEC), Oct. 1998, pp. 41-48, IEEE, Los Alamitos, CA.
Plumton, D.L., et al., “A Low On-Resistance High-Current GaAs Power VFET,” IEEE Electron Device Letters, Apr. 1995, pp. 142-144, vol. 16, No. 4, IEEE.
Rajeev, M., “An Input Current Shaper with Boost and Flyback Converter Using Integrated Magnetics,” Power Electronics and Drive Systems, 5th International Conference on Power Electronics and Drive Systems 2003, Nov. 17-20, 2003, pp. 327-331, vol. 1, IEEE, Los Alamitos, CA.
Rico, M., et al., “Static and Dynamic Modeling of Tapped-Inductor DC-to-DC Converters,” 1987, pp. 281-288, IEEE, Los Alamitos, CA.
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 3-9, IEEE, Los Alamitos, CA.
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” IEEE Transactions on Power Electronics, Jan. 2001, pp. 1-7, vol. 16, No. 1, IEEE, Los Alamitos, CA.
Sun, J., et al., “Unified Analysis of Half-Bridge Converters with Current-Doubler Rectifier,” Proceedings of 2001 IEEE Applied Power Electronics Conference, 2001, pp. 514-520, IEEE, Los Alamitos, CA.
Sun, J., et al., “An Improved Current-Doubler Rectifier with Integrated Magnetics,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 831-837, vol. 2, IEEE, Dallas, TX.
Thaker, M., et al., “Adaptive/Intelligent Control and Power Management Reduce Power Dissipation and Consumption,” Digital Power Forum '06, 11 pp., Sep. 2006, Darnell Group, Richardson, TX.
Wei, J., et al., “Comparison of Three Topology Candidates for 12V VRM,” IEEE APEC, 2001, pp. 245-251, IEEE, Los Alamitos, CA.
Weitzel, C.E., “RF Power Devices for Wireless Communications,” 2002 IEEE MTT-S CDROM, 2002, pp. 285-288, paper TU4B-1, IEEE, Los Alamitos, CA.
Williams, R., “Modern GaAs Processing Methods,” 1990, pp. 66-67, Artech House, Inc., Norwood, MA.
Wong, P.-L., et al., “Investigating Coupling Inductors in the Interleaving QSW VRM,” 15th Annual Applied Power Electronics Conference and Exposition (APEC 2000), Feb. 2000, pp. 973-978, vol. 2, IEEE, Los Alamitos, CA.
Xu, P., et al., “Design and Performance Evaluation of Multi-Channel Interleaved Quasi-Square-Wave Buck Voltage Regulator Module,” HFPC 2000 Proceedings, Oct. 2000, pp. 82-88.
Xu, P., et al., “Design of 48 V Voltage Regulator Modules with a Novel Integrated Magnetics,” IEEE Transactions on Power Electronics, Nov. 2002, pp. 990-998, vol. 17, No. 6, IEEE, Los Alamitos, CA.
Xu, P., et al., “A Family of Novel Interleaved DC/DC Converters for Low-Voltage High-Current Voltage Regulator Module Applications,” IEEE Power Electronics Specialists Conference, Jun. 2001, pp. 1507-1511, IEEE, Los Alamitos, CA.
Xu, P., et al., “A Novel Integrated Current Doubler Rectifier,” IEEE 2000 Applied Power Electronics Conference, Mar. 2000, pp. 735-740, IEEE, Los Alamitos, CA.
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 824-830, vol. 2, IEEE, Dallas, TX.
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” IEEE Transactions on Power Electronics, Mar. 2003, pp. 670-678, vol. 18, No. 2, IEEE, Los Alamitos, CA.
Zhou, X., et al., “A High Power Density, High Efficiency and Fast Transient Voltage Regulator Module with a Novel Current Sensing and Current Sharing Technique,” IEEE Applied Power Electronics Conference, Mar. 1999, pp. 289-294, IEEE, Los Alamitos, CA.
Zhou, X., et al., “Investigation of Candidate VRM Topologies for Future Microprocessors,” IEEE Applied Power Electronics Conference, Mar. 1998, pp. 145-150, IEEE, Los Alamitos, CA.
Freescale Semiconductor, “Implementing a Digital AC/DC Switched-Mode Power Supply using a 56F8300 Digital Signal Controller,” Application Note AN3115, Aug. 2005, 24 pp., Chandler, AZ.
Freescale Semiconductor, “56F8323 Evaluation Module User Manual, 56F8300 16-bit Digital Signal Controllers”, MC56F8323EVMUM, Rev. 2, Jul. 2005 (72 pages).
Freescale Semiconductor, “56F8323/56F8123 Data Sheet Preliminary Technical Data, 56F8300 16-bit Digital Signal Controllers,” MC56F8323 Rev. 17, Apr. 2007 (140 pages).
Freescale Semiconductor, “Design of a Digital AC/DC SMPS using the 56F8323 Device, Designer Reference Manual, 56800E 16-bit Digital Signal Controllers”, DRM074, Rev. 0, Aug. 2005 (108 pages).
Power Integrations, Inc., “TOP200-4/14 TOPSwitch® Family Three-terminal Off-line PWM Switch,” Internet Citation http://www.datasheet4u.com/.download.php?id=311769, Jul. 1996, XP002524650, pp. 1-16.
Ridley, R., Designing with the TL431, Switching Power Magazine, Designer Series XV, pp. 1-5, 2005.
Bill Andreycak, Active Clamp and Reset Technique Enhances Forward Converter Performance, Oct.' 1994, Texas Instruments, 19 pages.
Related Publications (1)
Number Date Country
20110134664 A1 Jun 2011 US