This application is a National Phase of PCT/EP2010/053290, filed Mar. 15, 2010, entitled, “STATIC VAR COMPENSATOR WITH MULTILEVEL CONVERTER”, the contents of which are incorporated herein by reference in their entirety.
The invention relates to a static synchronous compensator for use in reactive power compensation.
In high voltage direct current power transmission, alternating current (AC) electrical power is converted to high voltage direct current (DC) power for transmission via overhead lines and/or undersea cables. This conversion reduces the cost per kilometer of the lines and/or cables, and is therefore cost-effective when power needs to be transmitted over a long distance. Once the transmitted electrical power reaches its target destination, the high voltage DC electrical power is converted back to AC electrical power before being distributed to local networks.
Under different network conditions the transmission of electrical power through the AC transmission lines can experience fluctuations in voltage characteristics which may cause divergence from normal values. Such fluctuations can be minimised through the exchange of reactive power between a regulating device and the AC transmission lines. Such a regulating device is called a static synchronous compensator (STATCOM).
One form of known static synchronous compensator is shown in
This approach however required a complex and active IGBT drive, and may require large passive snubber components to ensure that the high voltage across the series strings of IGBTs 20 shares properly during switching. In addition the IGBTs 20 need to switch on and off several times at high voltage over each cycle of the AC supply frequency to control the harmonic currents being fed to the AC network 24. These factors lead to high losses, high levels of electromagnetic interference and a complex design.
Another known static synchronous compensator is shown in
The capacitor 30 of each converter cell 28 must however have a high capacitive value to constrain the voltage variation at the capacitor terminals in the multilevel arrangement. Six DC side reactors 32 are also required to enable the parallel connection and operation of the converter limbs 34, and are primarily used to limit transient current flow between converter limbs 34.
These factors lead to expensive, large and heavy equipment with significant amounts of stored energy, making pre-assembly, testing and transportation of the equipment difficult.
According to an aspect of the invention there is provided a static synchronous compensator for use in reactive power compensation, the static synchronous compensator comprising at least one primary compensator limb including first and second DC terminals, and an AC terminal for connection in use to an AC network, the or each primary compensator limb defining first and second limb portions, each limb portion including at least one switching element connected in series with a chain-link converter between a respective one of the first and second DC terminals and the AC terminal, the switching elements of the first and second limb portions being operable to switch the respective chain-link converters in and out of circuit between the respective DC terminal and the AC terminal and the chain-link converters being operable to generate a voltage waveform at the AC terminal; and a secondary compensator limb including at least one DC link capacitor connected between the first and second DC terminals, the secondary compensator limb being connected in parallel with the or each primary compensator limb.
The provision of a secondary compensator limb allows the static synchronous compensator to exchange reactive power with the connected AC network in order to improve the stability and the voltage control of the AC network. This is done by using the DC link capacitor as a source to supply reactive power or a sink to absorb reactive power and by using the chain-link converter in each limb portion to provide fine control over the exchange of reactive power between the AC network and the DC link capacitor.
The series combination of one or more switching elements connected in series with a chain-link converter in each limb portion to switch the limb portion in and out of circuit between the respective DC terminal and the AC terminal is advantageous because it reduces the voltage range that each chain-link converter would be required to generate. This in turn allows the number of components in each chain-link converter to be minimized, and thereby results in savings in terms of size, weight and cost.
In embodiments of the invention, the secondary compensator limb may include two DC link capacitors connected in series, the junction between the DC link capacitors being connected in use to ground.
In other embodiments of the invention, the secondary compensator limb may include a DC link capacitor with a centre tap, the centre tap being connected in use to ground.
The provision of two DC link capacitors, or a DC link capacitor with a centre tap, in the secondary compensator limb provides an intermediate junction which may be connected to ground. Grounding this point provides a voltage reference for the static synchronous compensator and enables voltage stresses within equipment to be defined and controlled
In other embodiments, another point in the equipment may be used to provide the ground reference.
Preferably each chain-link converter is operable when the respective limb portion is switched out of circuit to generate a voltage to offset the voltage across the limb portion and thereby minimize the voltage across the respective switching element.
This feature is advantageous in that it reduces the number of series connected devices required to implement the switching element, which minimises the hardware size, weight and costs.
Reducing the voltage across the switching element of each limb portion when the limb portion is switched out of circuit is also beneficial in that it minimizes the conduction and switching losses when the respective switching element toggles between open and closed positions.
Preferably the chain-link converter of each of the limb portions includes a chain of modules connected in series, each module including at least one pair of secondary switching elements connected in parallel with an energy storage device, the secondary switching elements being operable in use so that the chain of modules defines a stepped variable voltage source.
The use of a chain of modules connected in series allows each of the chain-link converters to provide a voltage that may be increased in incremental steps by the insertion of additional modules into the chain so as to provide a voltage that is higher than the voltage provided by each individual module. This arrangement therefore allows the voltage provided by the chain-link converter of each limb portion to be varied so as to allow the generation of a voltage waveform at the AC terminal.
In the event of a fault in the secondary compensator limb or the AC network connected to the static synchronous compensator, resulting in a high fault current in the static synchronous compensator, the secondary switching elements of the modules in the chain-link converter may be operated to insert modules into the chain so as to provide a voltage that opposes or matches the voltage of the AC network and thereby reduces the fault current in the static synchronous compensator.
In embodiments of the invention, the or each module of the chain-link converters may include two pairs of secondary switching elements connected in parallel with the respective energy storage device in a full-bridge arrangement to define a 4-quadrant bipolar module that can provide positive or negative voltage and can conduct current in both directions.
The ability of a 4-quadrant bipolar module to provide positive or negative voltages means that the voltage across each chain-link converter may be built up from a combination of modules providing positive or negative voltages. The energy levels in the individual energy storage devices may be maintained therefore at optimal levels by controlling the modules to alternate between providing positive or negative voltage.
The use of full-bridge modules in the chain-link converter of each limb portion also enables the chain-link converter to provide an output voltage at the AC terminal that exceeds the DC voltage of the DC network connected to the first and second DC terminals.
In other embodiments of the invention, the or each module of the chain-link converters may include one pair of secondary switching elements connected in parallel with the respective energy storage device in a half-bridge arrangement to define a 2-quadrant module that can provide positive or zero voltage and can conduct current in both directions.
The or each energy storage device may be any device that is capable of storing and releasing its electrical energy to provide a voltage and may therefore include a capacitor, a fuel cell, a battery or an auxiliary AC generator with an associated rectifier.
Such flexibility is useful in the design of converter stations in different locations where the availability of equipment may vary due to locality of transport difficulties. For example, the energy storage device of each module on offshore wind farms may be an auxiliary AC generator connected to the wind turbine.
The or each switching element of each limb portion preferably includes a semiconductor device, and may include an insulated gate bipolar transistor, a gate turn-off thyristor or an integrated gate-commutated thyristor.
Each chain-link converter also preferably includes at least one semiconductor device, and may include an insulated gate bipolar transistor, a gate turn-off thyristor or an integrated gate-commutated thyristor.
The use of semiconductor devices is advantageous because such devices are small in size and weight and have relatively low power dissipation, which minimizes the need for cooling equipment. It therefore leads to significant reductions in power converter cost, size and weight.
The fast switching characteristics of semiconductor devices allows the static synchronous compensator to respond quickly to changes in AC voltage characteristics of the AC network. The fast response of the static synchronous compensator minimises the risk of any fluctuations in AC voltage characteristics causing damage to power transmission equipment.
In embodiments of the invention the static synchronous compensator may include multiple primary compensator limbs, each limb including an AC terminal for connection to a respective phase of a multi-phase AC network.
In such static synchronous compensators, the series connection of the switching elements and chain-link converters of each converter limb operates independently of that of the other converter limbs and therefore only directly affects the phase connected to the respective AC terminal, and has limited influence on the phases connected to the AC terminals of the other converter limbs.
Preferably the chain-link converter of each limb portion is operable to generate a voltage to oppose the flow of current created by a fault, in use, in the secondary compensator limb or the AC network.
The chain-link modules may be switched into circuit to provide the opposing or matching voltage required to extinguish the fault current and thereby prevent damage to the static synchronous compensator components. Such use of the chain-link modules to carry out both voltage conversion and extinguishment of fault currents eliminates the need for the installation of separate protective circuit equipment to conduct and interrupt the fault current. This leads to savings in terms of hardware size, weight and costs.
The voltage rating of the chain-link converter and the voltage rating of the or each switching element, in each limb, may be equal. In other embodiments however the voltage rating of the chain-link converter and the voltage rating of the or each switching element, in each limb, may not be equal so as to optimise the converter cost, size, weight, efficiency and/or performance.
The switching elements in the first and second limb portions are preferably operable to switch the chain-link converters into circuit at the same time to reset any drift in voltages in the chain-link converter elements.
Preferred embodiments of the invention will now be described, by way of non-limiting examples, with reference to the accompanying drawings in which:
a and 1b show, in schematic form, prior art static synchronous compensators for reactive power compensation;
A static synchronous compensator 36 according to an embodiment of the invention is shown in
The static synchronous compensator 36 includes a primary compensator limb 38 having first and second DC terminals 40,42 and an AC terminal 44, and a secondary compensator limb 46 including a DC link capacitor 48. The primary compensator limb 38 defines first and second limb portions 50,52, each limb portion 50,52 including a switching element 54 connected in series with a chain-link converter 56 between a respective one of the first and second DC terminals 40, 42 and the AC terminal 44.
In the embodiment shown in
The series connection between the switching element 54 and the chain-link converter 56 of each of the first and second limb portions 50, 52 means that, in other embodiments, they may be connected in a reverse order between the AC terminal 44 and the respective DC terminal 40, 42.
The AC terminal 44 is connected in use to an AC network 58. In other embodiments the AC terminal 44 may be connected to the AC network 58 via one or more transformers and/or one or more inductors 62.
The secondary compensator limb 46 is connected between the first and second DC terminals 40, 42 so that the secondary compensator limb 46 is connected in parallel with the primary compensator limb 38. The first DC terminal 40 is connected to a positive terminal of the DC link capacitor 48 which in use carries a voltage of +VDC/2, where VDC is the DC voltage range of the DC link capacitor 48. The second DC terminal 42 is connected to a negative terminal of the DC link capacitor 48 which in use carries a voltage of −VDC/2.
When the static synchronous compensator 36 is connected to the AC network 58, the DC link capacitor 48 can function as a source to supply reactive power to the AC network 58 or as a sink to absorb reactive power from the AC network 58. The provision of such functions enables the static synchronous compensator 36 to regulate the AC voltage of the AC network 58.
Since the static synchronous compensator 36 is not connected to an external DC network at its DC side, the DC voltage is not restricted to a specific value and therefore can be varied. Variation of the DC voltage may be used to provide control over the reactive power exchange between the static synchronous compensator 36 and the AC network 58.
It is envisaged that the secondary compensator limb 46 includes two DC link capacitors 48 connected in series between the first and second DC terminals 40, 42, a connection to ground being provided at the junction between the DC link capacitors 48. The connection to ground ensures that there is zero net DC voltage across the transformer connected to the AC terminal 44. In other embodiments, it is envisaged that the connection to ground may be moved to a neutral (star) point of the transformer connected to the AC terminal 44.
Referring to
The secondary switching elements 66a, 66b, 66c, 66d are operable so that the chain of modules 64 provides a stepped variable voltage source, and are switched at the fundamental frequency of the AC network.
It is envisaged that in other embodiments, the capacitor 68 of each of the modules 64 may be replaced by a different energy storage device such as a fuel cell, a battery or an auxiliary AC generator with an associated rectifier.
The capacitor 68 of each module 64 may be bypassed or inserted into the respective chain-link converter 56 by changing the state of the secondary switching elements 66a, 66b, 66c, 66d.
A capacitor 68 of a module 64 is bypassed when a pair of secondary switching elements 66a, 66b, 66c, 66d is configured to form a short circuit in the module 64, causing the current in the static synchronous compensator to pass through the short circuit and bypass the capacitor.
A capacitor 68 of a module 64 is inserted into the chain-link converter 56 when the pair of secondary switching elements 66a, 66b, 66c, 66d is configured to allow the compensator current to flow into and out of the capacitor 68, which is then able to charge or to discharge its stored energy and provide a voltage.
It is therefore possible to build up a combined voltage across the chain-link converter 56 which is higher than the voltage available from each of the individual modules 64 via the insertion of the capacitors 68 of multiple modules 64, each providing its own voltage, into the chain-link converter 56.
It is also possible to vary the timing of switching operations for each module 64 such that the insertion and/or bypass of the capacitors 68 of individual modules 64 in the chain-link converter 56 results in the generation of a voltage waveform. An example of a voltage waveform generated using the chain-link converter 56 is shown in
In the embodiment shown in
In other embodiments it is envisaged that each secondary switching element 66a, 66b, 66c, 66d may include a different semiconductor switch, such as a gate turn-offthyristor or an integrated gate-commutated thyristor, accompanied by a reverse-parallel connected diode.
The fast switching characteristics of semiconductor devices allows the static synchronous compensator 36 to respond quickly to any change in the AC voltage of the AC network 58. The fast response of the static synchronous compensator 36 minimises the risk of any fluctuations in AC voltage characteristics causing damage to power transmission equipment.
The state of the secondary switching elements 66a, 66b, 66c, 66d (
More specifically, the module 64 provides zero voltage when the capacitor is bypassed by either closing secondary switching element 66a, 66b, or closing secondary switching elements 66c, 66d.
The module 64 provides positive voltage for both directions of current flow when secondary switching elements 66a, 66d are closed and secondary switching elements 66b, 66c are open so that current flows via secondary switching elements 66a and 66d into and out of the capacitor.
The module 64 provides negative voltage for both directions of current flow when switches 66b and 66c are closed and switches 66a and 66d are open so that current flows via switches 66b and 66c into and out of the capacitor.
The number of modules 64 in each chain-link converter 56 is determined by the required voltage rating of the static synchronous compensator 36.
In use the switching elements 54 and the chain-link converters 56 of the first and second limb portions 50, 52 are operable to switch each of the chain-link converters 56 in and out of circuit between the respective DC terminal 40, 42 and the AC terminal 44. The chain-link converters 56 are operable to generate a voltage waveform at the AC terminal 44.
The chain-link converters 56 are preferably operable to generate a sinusoidal voltage waveform using a step-wise approximation. The chain-link converters 56 are suitable for use in step-wise waveform generation due to their ability to provide voltage steps to increase or decrease the output voltage at the AC terminal 44.
The ability of the chain-link converter 56 to generate different waveform shapes allows the static synchronous compensator 36 to cope with different changes in AC voltage characteristics arising from a variety of network conditions. Additionally the provision of a chain-link converter 56 allows the static synchronous compensator 36 to continuously exchange reactive power with the AC network 58 because the switching operations of the chain-link converter 56 may be varied to match the changing needs of the AC network 58 without any need for disconnection.
As previously described, the switching operations in the chain-link modules 64 may be configured so that the insertion and bypass of the capacitors 68 are staggered to form a step-wise approximation of a sinusoidal waveform, as shown in
The switching element 54 of the first limb portion 50 is closed while the switching element 54 of the second limb portion 52 is open. The chain-link converter 56 in the first limb portion 50 is controlled to provide a voltage of +VDC/2 so that it opposes the voltage at the positive terminal of the DC link capacitor 48. The output voltage at the AC terminal 44 is therefore zero volts i.e. halfway between the positive DC voltage at the positive terminal, +VDC/2, and the negative DC voltage at the negative terminal, −VDC/2. Any unused chain-link modules 64 are left in bypass mode.
In order to generate the positive voltage component 76 of the sinusoidal voltage waveform, the output voltage is slowly increased by reducing the number of inserted capacitors 68 of modules 64 in the chain-link converter 56 and thereby reducing the chain-link converter voltage. The change in the chain-link converter voltage can be observed in the step-wise increments of the output voltage at the AC terminal 44. At the peak of the positive voltage component 76, the chain-link converter 56 may be bypassed to produce a peak value 74 equal to the positive DC voltage, +VDC/2, or it may produce a voltage that adds to the positive DC voltage of the DC link capacitor 48. The positive voltage component 76 produced may therefore have a peak 74 that is higher than the positive DC voltage of the DC link capacitor 48, if desired.
During the generation of the positive voltage component 76 of the sinusoidal voltage waveform, the voltage across the second limb portion 52 is equal to the difference between the output voltage and the negative DC voltage at the negative terminal, −VDC/2 of the DC link capacitor 48.
The chain-link converter 56 of the first limb portion 50 is then controlled to reduce the output voltage in step-wise decrements by controlling the combined voltage across the chain-link converter 56 until the output voltage returns to zero 70.
When the output voltage returns to zero 70, the switching element 54 in the first limb portion 50 can remain closed when the switching element 54 of the second limb portion 52 is closed and before the switching element 54 in the first limb portion 50 is opened. This temporary over-lap period provides a method of connecting a number of modules 64 directly in parallel with the DC link capacitor 48 and provides a convenient method of resetting any drift in the capacitor voltage level.
The full voltage range of the DC link capacitor 48, VDC, is opposed by the voltage provided by the chain-link converters 56 in both limb portions 50, 52 during the switching operations of both switching elements 54 from one state to the other.
The chain-link converter 56 in the first limb portion 50 is controlled to provide a voltage of +VDC/2 while the chain-link converter 56 in the second limb portion 52 is controlled to provide a voltage of −VDC/2. As a result, there is zero or minimal voltage across the switching elements 54 of the first and second limb portions 50, 52 when the switching elements 54 switch from one state to the other. The low voltage across the switching elements 54 of each of the limb portions 50, 52 leads to low switching losses.
The generation of the negative voltage component 78 of the sinusoidal waveform is similar to the generation of the positive voltage component 76 except that the switching element 54 of the first limb portion 50 remains open and the switching element 54 of the second limb portion 52 remains closed, and the generation of the voltage waveform is caused by the insertion and bypass of modules 64 in the chain-link converter 56 of the second limb portion 52.
During generation of the negative voltage component 78 of the sinusoidal voltage waveform, the voltage across the first limb portion 50 is equal to the difference between the output voltage and the positive DC voltage at the positive terminal, +VDC/2 of the DC link capacitor 48.
When a switching element 54 in a limb portion is in the open state, the voltage rating of the switching element 54 is the difference between the peak output voltage at the AC terminal 44 and the maximum voltage capability of the chain-link converter 56 of the same limb portion. For example, when the peak output voltage is +VDC/2, the voltage across the switching element 54 and the chain-link converter 56 of the second limb portion 52 is equal to VDC, which is the difference between the peak output voltage and the negative DC voltage at the negative terminal of the DC link capacitor 48. The second limb portion 52 must therefore have a voltage capability that can support a voltage level of VDC of higher if the peak output voltage exceeds the DC voltage of the DC link capacitor 48.
The voltage capability of each limb portion 50, 52 is a combination of the voltage capability of the respective chain-link converter 56 and the voltage rating of the respective switching element 54 and can be distributed in a non-symmetrical manner if desired.
The voltage capability of each chain-link converter 56 is maximised by increasing the number of chain-link modules 64 or increasing the voltage of each of the individual capacitors and semiconductor switching elements 54. Consequently the required voltage rating of the switching element 54 may be reduced if the voltage capability of the chain-link converter 56 approaches VDC. Reduction of voltage rating of the switching element 54 is advantageous in some applications because it allows the use of a switching element 54 that can withstand a voltage lower or much lower than the AC network 58 and/or the DC link capacitor 48.
It is also envisaged however that switching elements 54 with higher voltage ratings may be used in each limb portion 50, 52 so that the required voltage capability of the chain-link converter 56 in each limb portion 50, 52 can be reduced. This means that the number of modules 64 in each of the chain-link converters 56 may be decreased, which leads to considerable reduction in the size and weight of the static synchronous compensator 36.
In embodiments of the invention, the secondary switching elements 66a, 66b, 66c, 66d of the full-bridge module 64 may be configured to provide a voltage in the opposite direction so that the output voltage at the AC terminal 44 exceeds the voltage levels at the positive and negative terminals, of the DC link capacitor 48. This results in a greater power output for a given current rating of the static synchronous compensator 36.
The ability of the full-bridge module 64 to provide positive or negative voltage means that the voltage across each of the chain-link converters 56 may be built up from a combination of modules 64 providing positive or negative voltage instead of just positive voltage. The voltage levels in the individual capacitors 68 can therefore be maintained at optimal levels by controlling the modules 64 to alternate between providing positive voltage or negative voltage.
In the event of a fault in the secondary compensator limb 46 resulting in high fault current in the static synchronous compensator 36, the secondary switching elements 66a, 66b, 66c, 66d of each module 64 of one or other of the chain-link converters 56 may be operated to insert the full-bridge modules 64 to provide a voltage which opposes the driving voltage of the AC network 58 and thereby reduces the fault current in the static synchronous compensator 36.
For example, a short circuit occurring across the DC link capacitor 48 results in both voltages at the positive and negative terminals dropping to zero volts. When this happens, a high fault current can flow from the AC network 58 through the first limb portion 50 of the primary compensator limb 38, and return to the AC network 58 through the short circuit and the second limb portion 52 of an adjacent phase.
The low impedance of the short circuit means that the fault current flowing in the static synchronous compensator 36 may exceed the current rating of the static synchronous compensator 36.
The fault current may be minimised by opposing the driving voltage from the AC network 58. This is carried out by configuring the secondary switching elements 66a, 66b, 66c, 66d of each chain-link module 64 such that the modules 64 are inserted into the respective chain-link converter 56 to provide a voltage which opposes and thereby reduces the driving voltage.
In embodiments in which full-bridge modules 64 are used in each chain-link converter 56, each module 64 is capable of providing a voltage to oppose an AC driving voltage because the module 64 is able to provide positive or negative voltage, and is able to conduct current in both directions.
In the event of a fault in the AC network 58, the voltage of the AC network 58 may be reduced to a value lower than that of the output voltage of the static synchronous compensator 36. When this happens, a high fault current may flow from the converter into the fault in the AC network 58. The fault current may be minimised by configuring the secondary switching elements 66a, 66b, 66c, 66d of each chain-link module 64 such that the modules 64 are inserted into the respective chain-link converter 56 to provide a voltage which matches the present voltage of the AC network 58 and thereby prevent current flow between the static synchronous compensator 36 and the AC network 58.
The static synchronous compensator 36 shown in
In other embodiments, such as that shown in
The static synchronous compensator 36 shown in
Each primary compensator limb 38 includes first and second DC terminals 40, 42 and an AC terminal 44. Each primary compensator limb 38 also defines first and second limb portions 50, 52, each limb portion 50, 52 including a switching element 54 connected in series with a chain-link converter 56 between a respective one of the first and second DC terminals 40, 42 and the AC terminal 44.
The switching element 54 of each of the first and second limb portions 50, 52 is connected to the respective AC terminal 44 and the chain-link converter 56 of each of the first and second limb portions 50, 52 is connected to the respective first and second DC terminals 40, 42.
The series connection between the switching element 54 and the chain-link converter 56 of each of the first and second limb portions 50, 52 means that, in other embodiments, they may be connected in a reverse order between the AC terminal 44 and the respective DC terminal 40, 42.
Each AC terminal 44 is connected in use to a respective phase of the three-phase AC network 58. In other embodiments each AC terminal 44 may be connected to a respective phase of the three-phase AC network 58 via one or more transformers 60 and/or one or more inductors 62.
The secondary compensator limb 46 is connected between the first and second DC terminals 40, 42 so that the secondary compensator limb 46 is connected in parallel with the primary compensator limb 38. Each first DC terminal 40 is connected to a positive terminal of the DC link capacitor 48 which carries a voltage of +VDC/2, where VDC is the DC voltage range of the DC link capacitor 48. Each second DC terminal 42 is connected to a negative terminal of the DC link capacitor 48 which carries a voltage of −VDC/2.
The switching elements 54 of the first and second limb portions 50, 52 of each primary compensator limb 38 are operable in use to switch the respective chain-link converters 56 in and out of circuit between the respective DC terminal 40,42 and the AC terminal 44. The chain-link converters 56 of each primary compensator limb 38 are operable to generate a voltage waveform at the respective AC terminal 44 so that a three-phase voltage waveform is generated.
Control of the three-phase static synchronous compensator 36 is similar to the above-described control of the single-phase static synchronous compensator 36 since operation of the series combination of the switching element 54 and the chain-link converter 56 in a primary compensator limb 38 only directly affects the phase connected to that primary compensator limb 38, and has limited influence on the phases connected to the other primary compensator limbs 38.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/EP2010/053290 | 3/15/2010 | WO | 00 | 9/13/2012 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2011/113471 | 9/22/2011 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
3857083 | Lundstrom | Dec 1974 | A |
3867643 | Baker et al. | Feb 1975 | A |
4053820 | Peterson et al. | Oct 1977 | A |
4636907 | Howell | Jan 1987 | A |
4663702 | Tanaka | May 1987 | A |
4816736 | Dougherty et al. | Mar 1989 | A |
5093583 | Mashino et al. | Mar 1992 | A |
5164872 | Howell | Nov 1992 | A |
5339210 | Howell | Aug 1994 | A |
5345375 | Mohan | Sep 1994 | A |
5499178 | Mohan | Mar 1996 | A |
5515264 | Stacey | May 1996 | A |
5532575 | Ainsworth | Jul 1996 | A |
5644482 | Asplund | Jul 1997 | A |
5673189 | Schettler | Sep 1997 | A |
5719486 | Taniguchi et al. | Feb 1998 | A |
5726557 | Umeda et al. | Mar 1998 | A |
5870293 | Svensson et al. | Feb 1999 | A |
5889667 | Bernet | Mar 1999 | A |
5892677 | Chang | Apr 1999 | A |
5936855 | Salmon | Aug 1999 | A |
5999422 | Goransson et al. | Dec 1999 | A |
6134126 | Ikekame et al. | Oct 2000 | A |
6236580 | Aiello et al. | May 2001 | B1 |
6301130 | Aiello et al. | Oct 2001 | B1 |
6320767 | Shimoura et al. | Nov 2001 | B1 |
6392348 | Dougherty | May 2002 | B1 |
6603675 | Norrga | Aug 2003 | B1 |
6879062 | Oates | Apr 2005 | B2 |
6987680 | Vire et al. | Jan 2006 | B2 |
7170767 | Bixel | Jan 2007 | B2 |
7199535 | Welchko et al. | Apr 2007 | B2 |
7274576 | Zargari et al. | Sep 2007 | B1 |
7292462 | Watanabe et al. | Nov 2007 | B2 |
7298115 | Nishimura et al. | Nov 2007 | B2 |
7499291 | Han | Mar 2009 | B2 |
7622825 | Brune et al. | Nov 2009 | B2 |
8188720 | Kim et al. | May 2012 | B2 |
8294408 | Matt et al. | Oct 2012 | B2 |
8390259 | Dommaschk et al. | Mar 2013 | B2 |
8599591 | Crookes et al. | Dec 2013 | B2 |
8854843 | Trainer et al. | Oct 2014 | B2 |
8861231 | Cross et al. | Oct 2014 | B2 |
8861234 | Trainer et al. | Oct 2014 | B2 |
8867242 | Clare et al. | Oct 2014 | B2 |
8867244 | Trainer et al. | Oct 2014 | B2 |
8934268 | Trainer et al. | Jan 2015 | B2 |
9065299 | Trainer et al. | Jun 2015 | B2 |
20020060497 | Arita et al. | May 2002 | A1 |
20020176265 | Oates | Nov 2002 | A1 |
20030202367 | Schreiber | Oct 2003 | A1 |
20040218318 | Bijlenga et al. | Nov 2004 | A1 |
20050127853 | Su | Jun 2005 | A1 |
20050135126 | Gazel et al. | Jun 2005 | A1 |
20050146226 | Trainer et al. | Jul 2005 | A1 |
20080002443 | Ueda et al. | Jan 2008 | A1 |
20080007978 | Han | Jan 2008 | A1 |
20080179951 | Brune et al. | Jul 2008 | A1 |
20080205093 | Davies et al. | Aug 2008 | A1 |
20080258661 | Nagashima et al. | Oct 2008 | A1 |
20080310205 | Hiller | Dec 2008 | A1 |
20090027934 | Bustos | Jan 2009 | A1 |
20090033254 | Nagashima et al. | Feb 2009 | A1 |
20090085548 | Suh et al. | Apr 2009 | A1 |
20090102436 | Valderrama et al. | Apr 2009 | A1 |
20090116268 | Kishida et al. | May 2009 | A1 |
20090206781 | Itoh et al. | Aug 2009 | A1 |
20100067266 | Dommaschk et al. | Mar 2010 | A1 |
20100118578 | Dommaschk et al. | May 2010 | A1 |
20100309698 | Asplund et al. | Dec 2010 | A1 |
20110018481 | Hiller | Jan 2011 | A1 |
20110205768 | Svensson | Aug 2011 | A1 |
20110260701 | Horger et al. | Oct 2011 | A1 |
20110280049 | Mori et al. | Nov 2011 | A1 |
20120026767 | Inoue et al. | Feb 2012 | A1 |
20120063185 | Janning | Mar 2012 | A1 |
20120069610 | Trainer | Mar 2012 | A1 |
20120113699 | Crookes | May 2012 | A1 |
20120120697 | Cuk | May 2012 | A1 |
20120127766 | Crookes | May 2012 | A1 |
20120170338 | Trainer | Jul 2012 | A1 |
20120182771 | Trainer | Jul 2012 | A1 |
20120188803 | Trainer | Jul 2012 | A1 |
20120195084 | Norrga | Aug 2012 | A1 |
20130026841 | Hosini et al. | Jan 2013 | A1 |
20130051105 | Wang et al. | Feb 2013 | A1 |
20130099572 | Norrga | Apr 2013 | A1 |
20130119970 | Trainer et al. | May 2013 | A1 |
20130128629 | Clare et al. | May 2013 | A1 |
20130128636 | Trainer et al. | May 2013 | A1 |
20130182467 | Cross et al. | Jul 2013 | A1 |
20130194838 | Jang et al. | Aug 2013 | A1 |
20130208514 | Trainer et al. | Aug 2013 | A1 |
20130208521 | Trainer et al. | Aug 2013 | A1 |
20130279211 | Green et al. | Oct 2013 | A1 |
20140098575 | Whitehouse | Apr 2014 | A1 |
20140133196 | Trainer et al. | May 2014 | A1 |
20140146583 | Trainer et al. | May 2014 | A1 |
20140254205 | Trainer et al. | Sep 2014 | A1 |
20140293656 | Trainer et al. | Oct 2014 | A1 |
20140293668 | Trainer et al. | Oct 2014 | A1 |
20140313797 | Davidson et al. | Oct 2014 | A1 |
20150009594 | Okaeme et al. | Jan 2015 | A1 |
20150116881 | Burnett et al. | Apr 2015 | A1 |
20150131189 | Davidson et al. | May 2015 | A1 |
Number | Date | Country |
---|---|---|
101 795 072 | Aug 2010 | CN |
43 17 965 | Dec 1994 | DE |
195 35 552 | Apr 1996 | DE |
101 03 031 | Jul 2002 | DE |
10 2005 040 432 | Mar 2007 | DE |
10 2007 003172 | Feb 2008 | DE |
10 2008 045247 | Mar 2008 | DE |
10 2008 014 898 | Sep 2009 | DE |
10 2010 007 452 | Aug 2011 | DE |
0 867 998 | Mar 2007 | EP |
1 800 391 | Jun 2007 | EP |
2 294 821 | May 1996 | GB |
2 375 902 | Nov 2002 | GB |
2 418 079 | Mar 2006 | GB |
2008-125310 | May 2008 | JP |
9702639 | Jan 1997 | WO |
0250972 | Jun 2002 | WO |
02063758 | Aug 2002 | WO |
03055048 | Jul 2003 | WO |
2007023061 | Mar 2007 | WO |
2007028349 | Mar 2007 | WO |
2007028350 | Mar 2007 | WO |
2007033852 | Mar 2007 | WO |
2008024038 | Feb 2008 | WO |
2008086760 | Jul 2008 | WO |
2009149743 | Dec 2009 | WO |
2010025758 | Mar 2010 | WO |
2010040388 | Apr 2010 | WO |
2010069371 | Jun 2010 | WO |
2010088969 | Aug 2010 | WO |
2010112523 | Oct 2010 | WO |
2010145689 | Dec 2010 | WO |
2010149200 | Dec 2010 | WO |
2010145688 | Dec 2010 | WO |
2010145690 | Dec 2010 | WO |
2011012171 | Feb 2011 | WO |
2011012174 | Feb 2011 | WO |
2011015227 | Feb 2011 | WO |
2011029480 | Mar 2011 | WO |
2011044928 | Apr 2011 | WO |
2011050847 | May 2011 | WO |
2011098117 | Aug 2011 | WO |
2011113471 | Sep 2011 | WO |
2011124258 | Oct 2011 | WO |
2011127980 | Oct 2011 | WO |
2011141054 | Nov 2011 | WO |
2011157300 | Dec 2011 | WO |
2012013248 | Feb 2012 | WO |
2012025142 | Mar 2012 | WO |
2012167826 | Dec 2012 | WO |
2013000510 | Jan 2013 | WO |
2013071975 | May 2013 | WO |
2013017160 | Jul 2013 | WO |
2013017177 | Jul 2013 | WO |
2013127461 | Sep 2013 | WO |
2013127462 | Sep 2013 | WO |
2013127463 | Sep 2013 | WO |
Entry |
---|
Hagiwara, Makoto, “PWM Control and Experiment of Modular Multilevel Converters”, Power Electronics Specialists Conference, IEEE, Piscataway, NJ, USA, pp. 154-161 (Jun. 15, 2008). |
International Search Report and Written Opinion of the International Searching Authority, PCT/EP2010/053290, dated Feb. 11, 2011. |
Notice of Allowance in U.S. Appl. No. 13/576,920, mailed on Jun. 9, 2014. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP10/62316, mailed on Jul. 6, 2011. |
PCT International Search Report in International Application No. PCT/EP2011/070402, mailed on Sep. 27, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2011/070402, mailed on Feb. 18, 2014. |
First Chinese Office Action in Application No. 2009801607004, mailed Jun. 25, 2014. |
Notice of Allowance in U.S. Appl. No. 13/378,336, mailed on Jun. 13, 2014. |
Office Action in U.S. Appl. No. 13/388,277, mailed on Jul. 3, 2014. |
Notice of Allowance in U.S. Appl. No. 13/640,468, mailed on Jun. 4, 2014. |
Notice of Allowance in U.S. Appl. No. 13/813,414, mailed on Jun. 2, 2014. |
Notice of Allowance in U.S. Appl. No. 13/818,654, mailed on May 30, 2014. |
U.S. Appl. No. 14/357,908, filed May 13, 2014. |
Allebrod, S. et al., “New Transformerless, Scalable Modular Multilevel Converters for HVDC—Transmission”, Power Electronics Specialists Conference, IEEE, Jun. 15, 2008, pp. 174-179. |
Baran M. E. et al., “Overcurrent Protection in DC Zonal Shipboard Power Systems uisng Solid State Protection Devices”, Electric Ship Technologies Symposium, 2007. ESTS '07. IEEE, IEEE, PI, May 1, 2007, pp. 221-224. |
Glinka M., “Prototype of Multiphase Modular-Multilevel-Converter with 2MW Power Rating and 17-Level-Output-Voltage”, 2004 35th Annual IEEE Power Electronics Specialists Conference, Jun. 20-25, 2004, pp. 2572-2576. |
Guanjun Ding et al., “New Technologies of Voltage Source Converter (VSC) for HVDC Transmission System Based on VSC”, Power and Energy Society General Meeting—Conversion and Delivery of Electrical Energy in the 21ST Century, 2008 IEEE, IEEE, Piscataway, NJ, USA, Jul. 20, 2008, p. 1-8. |
Hongbo, Jiang, et al., “Harmonic Cancellation of a Hybrid Converter”, High Power Electronics, The Royal Institute of Technology, Stockholm Sweden, IEEE Transactions on Power Delivery, vol. 13, No. 4, Oct. 1998, pp. 1291-1296. |
Knudsen, L. et al., “Description and Prospective Applications of New Multi-Terminal HVDC System Concepts”, CIGRE Conf. Internationale Des Grands Reseaux Electriques, Aug. 26-Sep. 1, 1990, pp. 1-11. |
Lesnicar, A. et al., “A New Modular Voltage Source Inverter Topology”, pp. 1-10, (2003), XP002454302. |
Lesnicar, A. et al., “An Innovative Modular Multilevel Converter Topology Suitable for a Wide Power Range”, 2003 IEEE Bologna PowerTech Conference, Jun. 23-26, 2003, pp. 1-6. |
Liu, Y.H. et al., “A New Statcom Configuration Using Multi-Level DC Voltage Reinjection for High Power Application”, IEEE Transactions on Power Delivery, vol. 19, No. 4, Oct. 2004, New Zealand, pp. 1828-1834. |
Liu, Y.H. et al., “A New High-Pulse Voltage-Sourced Converter for HVdc Transmission”, IEEE Transactions on Power Delivery, vol. 18, No. 4, Oct. 2003, New Zealand, pp. 1388-1393. |
Qahraman, B. et al., “A VSC Based Series Hybrid Converter for HVDC Transmission”, IIEE 0-7803-8886-0/05 CCECE/CCGEI, Saskatoon, May 2005, pp. 458-461. |
Raju, N. Ravisekhar, “A DC Link-Modulated Three-Phase Converter”, Silicon Power Corp., IEEE, 0-7803-7116-X/01, 2001, pp. 2181-2185. |
Su, Gui-Jia et al., “Multilevel DC Link Inverter for Brushless Permanent Magnet Motors with Very Low Inductance”, Prepared by Oak Ridge National Laboratory for U.S. Dept. of Energy, 2001, IEEE 0-7803-7116-X/01, pp. 829-834. |
Wong, C. et al., “Feasibility Study of AC and DC-Side Active Filters for HDVC Converter Terminals”, IEEE Transactions on Power Delivery, vol. 4, No. 4, Oct. 1989, New York, NY, USA, pp. 2067-2075. |
Zhang, W. et al., “Active DC Filter for HVDC Systems”, IEEE Computer Applications in Power, vol. 7, No. 1, Jan. 1994, New York, USA, pp. 40-44. |
PCT International Search Report and Written Opinion for Application No. PCT/EP2009/057388, mailed on Mar. 18, 2010. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2009/057388, mailed on Dec. 14, 2011. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2009/057736, mailed on Mar. 26, 2010. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2009/057736, mailed on Nov. 24, 2011. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2009/059973, mailed on Aug. 13, 2010. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2009/059973, mailed on Oct. 5, 2011. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2010/051572, mailed on Jan. 19, 2011. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2010/051572, mailed on Apr. 20, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2010/053290, mailed on Apr. 20, 2012. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2010/054660, mailed on Feb. 24, 2011. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2010/054660, mailed on Jun. 6, 2012. |
PCT International Search Report for International Application No. PCT/EP2010/054974, mailed on Mar. 4, 2011. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2010/054974, mailed on Aug. 10, 2012. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2010/058630, mailed on Apr. 19, 2011. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2010/058630, mailed on Dec. 19, 2012. |
PCT International Search Report and Written Opinion for Application No. PCT/EP2010/061145, mailed on Jun. 5, 2011. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2010/061145, mailed on Aug. 20, 2012. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2011/059514, mailed on Jul. 5, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2011/059514, mailed on Aug. 1, 2013. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2011/060907, mailed on Jul. 16, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2011/060907, mailed on Sep. 24, 2013. |
Office Action in U.S. Appl. No. 13/388,277, mailed on Nov. 22, 2013. |
Notice of Allowance in U.S. Appl. No. 13/378,336, mailed on Feb. 6, 2014. |
Notice of Allowance in U.S. Appl. No. 13/380,500, mailed on Jun. 11, 2013. |
Notice of Allowance in U.S. Appl. No. 13/380,500, mailed on Jul. 31, 2013. |
Notice of Allowance in U.S. Appl. No. 13/576,920, mailed on Dec. 4, 2013. |
Notice of Allowance in U.S. Appl. No. 13/576,920, mailed on Mar. 20, 2014. |
U.S. Appl. No. 14/129,923, filed Dec. 27, 2013. |
Davidson, C.C et al., “Innovative Concepts for Hybrid Multi-Level Converters for HVDC Power Transmission”, 9th IET International Conference on AC and DC Power Transmission, ACDC 2010, Oct. 19-21, 2010, 5 pages. |
Ertl, H et al., “A Constant Output Current Three-Phase Diode Bridge Rectifier Employing a Novel Electronic Smoothing Inductor”, IEEE Transactions on Industrial Electronics,vol. 52, Issue 2, Apr. 1, 2005, pp. 454-461. |
Flourentzou, Nikolas et al., “VSC-Based HVDC Power Transmission Systems: An Overview”, IEEE Transactions on Power Electronics, vol. 24, No. 3, Mar. 2009, pp. 592-602. |
Merlin, M.M.C. et al. “A New Hybrid Multi-Level Voltage-Source Converter With DC Fault Blocking Capability”, 9th IET International Conference on AC and DC Power Transmission, ACDC 2010, Oct. 19-21, 2010, 5 pages. |
Watkins, S.J. et al., “Multilevel Asymmetric Power Converters for Switched Reluctance Machines”, International Conference on Power Electronics, Machines and Drives, Apr. 16-18, 2002, IEEE 2002, Conf. Publ. No. 487, pp. 195-200. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP10/62316, mailed on Mar. 7, 2013. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2011/063207, mailed May 30, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2011/063207, mailed on Apr. 2, 2014. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2011/064545, mailed Jun. 11, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2011/064545, mailed May 19, 2014. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2012/053571, mailed on Jun. 20, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2012/053571, mailed on Sep. 12, 2014. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2012/053574, mailed on Nov. 20, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2012/053574, mailed on Jul. 21, 2014. |
PCT International Search Report and Written Opinion in International Application No. PCT/EP2012/053573, mailed on Dec. 4, 2012. |
PCT International Preliminary Report on Patentability in International Application No. PCT/EP2012/053573, mailed on Jul. 21, 2014. |
Office Action in U.S. Appl. No. 13/634,205, mailed on Sep. 22, 2014. |
Office Action in U.S. Appl. No. 13/639,844, mailed on May 22, 2014. |
Notice of Allowance in U.S. Appl. No. 13/639,844, mailed on Sep. 8, 2014. |
Notice of Allowance in U.S. Appl. No. 13/805,333, mailed on Feb. 2, 2015. |
U.S. Appl. No. 14/379,746, filed Aug. 28, 2014. |
U.S. Appl. No. 14/381,570, filed Aug. 27, 2014. |
Office Action in U.S. Appl. No. 14/129,923, mailed on Feb. 17, 2015. |
Office Action in U.S. Appl. No. 14/359,088, mailed on Apr. 7, 2015. |
Office Action in U.S. Appl. No. 13/388,277, mailed on Mar. 18, 2015. |
Notice of Allowance in U.S. Appl. No. 14/356,882, mailed on Jul. 20, 2015. |
Number | Date | Country | |
---|---|---|---|
20130094264 A1 | Apr 2013 | US |