Embodiments described herein relate generally to a storage cell system, a storage cell module and a method for operating a storage cell system.
In a storage cell system, serial circuits each formed by connecting a prescribed number of storage cells in series are connected in parallel to form a storage cell module. Each unit is formed by connecting a prescribed number of storage cell modules in parallel. Outputs of a number of units corresponding to load capacity are linked in parallel and supplied to a load. In this system structure, if a single storage cell fails, and backward current is generated, another storage cell in the same module, another storage cell module or another storage cell unit may sequentially fail.
As a countermeasure, in general, the defect portion is limited by managing each unit in a power conditioning system (PCS). However, the PCS is large and requires a space in comparison with storage cell units. Thus, the PCS is not suitable for the application in a small space or the management based on each module.
Apart from the above method, a fuse is connected to each storage cell to protect it from overcurrent. However, in this method, it is not possible to deal with a rapid increase in current in a storage cell having low impedance.
As described above, in the conventional storage cell system, a PCS is employed as a countermeasure to prevent sequential failures caused in the entire system by the failure of a single storage cell and backward current. However, this countermeasure is insufficient as the PCS is disadvantageous in terms of its size.
Embodiments described herein aim to provide a storage cell system, a storage cell module and a method for operating a storage cell system, capable of certainly preventing sequential failures in the entire system even if a storage cell fails.
Embodiments will be described hereinafter with reference to the accompanying drawings.
In general, according to one embodiment, there is provided a storage cell system in which outputs of N storage cell units are linked in parallel and supplied to a load, where N is a natural number greater than or equal to two, each of the storage cell units is formed by connecting M storage cell modules in parallel, where M is a natural number greater than or equal to two, and L cell lines each formed by connecting K storage cells in series are connected in parallel to form each of the storage cell modules, where L is a natural number greater than or equal to two, and K is a natural number greater than or equal to one, the storage cell system comprises: a fuse interposed in each of the L cell lines, and disconnecting a cell line from the other cell lines connected in parallel when current flowing in the cell line is an overcurrent; an air circuit breaker interposed in an output line of each of the N storage cell units, and interrupting an output line when current flowing in the output line is an overcurrent; and a current-limiting resistor interposed in an output line of each of the M storage cell modules, and limiting load capacity of the output line, wherein when one of the storage cells has failure, and a backward current occurs in the output line of the storage cell module, the current-limiting resistor performs protective coordination for the backward current by limiting load capacity of the backward current and avoiding the disconnection of the other storage cell modules by the fuse and the interruption of the other storage cell units by the air circuit breaker.
Fuses H1, H2 and H3 block the circuits when the current flowing in the cell lines is overcurrent. Relay switches SW11, SW12, SW21, SW22, SW31 and SW32 are used to disconnect or connect the cell lines for replacement when the abnormality of a storage cell is detected. A current-limiting resistor R1 which limits current to a time shorter than that of the ACBs and fuses is connected in series between the parallel circuits of the first to third cell lines and the output terminal of the module.
In the above structure, each cell line in the storage cell module is protected by the fuse. The output line of the storage cell module is protected by the current-limiting resistor R1. The output line of each unit is protected by the ACB.
As shown in
As described above, the storage cell system of the present embodiment having the above structure is capable of certainly preventing sequential failures in the entire system caused by the failure of a storage cell without using a large protection device such as a PCS.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
This application is a Continuation Application of PCT Application No. PCT/JP2015/067875, field Jun. 22, 2015, the entire contents of which are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
20110003182 | Zhu | Jan 2011 | A1 |
20130249278 | Kageyama et al. | Sep 2013 | A1 |
20140084690 | Cho | Mar 2014 | A1 |
20160301232 | Shiobara | Oct 2016 | A1 |
Number | Date | Country |
---|---|---|
5-91151 | Dec 1993 | JP |
11-174136 | Jul 1999 | JP |
2005-86891 | Mar 2005 | JP |
2005-323444 | Nov 2005 | JP |
4120540 | Jul 2008 | JP |
4120618 | Jul 2008 | JP |
2009-33936 | Feb 2009 | JP |
2011-24404 | Feb 2011 | JP |
2013-179739 | Sep 2013 | JP |
2014-78340 | May 2014 | JP |
2014-124063 | Jul 2014 | JP |
2014-236561 | Dec 2014 | JP |
2014-239630 | Dec 2014 | JP |
2015-100195 | May 2015 | JP |
Entry |
---|
International Search Report dated Sep. 8, 2015 in PCT/JP2015/067875, filed on Jun. 22, 2015. |
Office Action dated Dec. 20, 2016 in Japanese Patent Application 2016-559665, 9 pages (with English-language Translation). |
Office Action dated May 9, 2017 in Japanese Patent Application 2016-559665, 11 pages (with English-language Translation). |
Number | Date | Country | |
---|---|---|---|
20180102529 A1 | Apr 2018 | US |
Number | Date | Country | |
---|---|---|---|
Parent | PCT/JP2015/067875 | Jun 2015 | US |
Child | 15838530 | US |