Not applicable
Not applicable
Technical Field of the Invention
This invention relates generally to computer networks and more particularly to dispersing error encoded data.
Description of Related Art
Computing devices are known to communicate data, process data, and/or store data. Such computing devices range from wireless smart phones, laptops, tablets, personal computers (PC), work stations, and video game devices, to data centers that support millions of web searches, stock trades, or on-line purchases every day. In general, a computing device includes a central processing unit (CPU), a memory system, user input/output interfaces, peripheral device interfaces, and an interconnecting bus structure.
As is further known, a computer may effectively extend its CPU by using “cloud computing” to perform one or more computing functions (e.g., a service, an application, an algorithm, an arithmetic logic function, etc.) on behalf of the computer. Further, for large services, applications, and/or functions, cloud computing may be performed by multiple cloud computing resources in a distributed manner to improve the response time for completion of the service, application, and/or function. For example, Hadoop is an open source software framework that supports distributed applications enabling application execution by thousands of computers.
In addition to cloud computing, a computer may use “cloud storage” as part of its memory system. As is known, cloud storage enables a user, via its computer, to store files, applications, etc. on an Internet storage system. The Internet storage system may include a RAID (redundant array of independent disks) system and/or a dispersed storage system that uses an error correction scheme to encode data for storage.
Large distributed storage sets may incur delay when retrieving, for example video. Reducing these delays can improve immediacy of stored data access and subsequent interaction with the retrieved data (e.g., playback of the video).
The DSN memory 22 includes a plurality of storage units 36 that may be located at geographically different sites (e.g., one in Chicago, one in Milwaukee, etc.), at a common site, or a combination thereof. For example, if the DSN memory 22 includes eight storage units 36, each storage unit is located at a different site. As another example, if the DSN memory 22 includes eight storage units 36, all eight storage units are located at the same site. As yet another example, if the DSN memory 22 includes eight storage units 36, a first pair of storage units are at a first common site, a second pair of storage units are at a second common site, a third pair of storage units are at a third common site, and a fourth pair of storage units are at a fourth common site. Note that a DSN memory 22 may include more or less than eight storage units 36. Further note that each storage unit 36 includes a computing core (as shown in
Each of the computing devices 12-16, the managing unit 18, and the integrity processing unit 20 include a computing core 26, which includes network interfaces 30-33. Computing devices 12-16 may each be a portable computing device and/or a fixed computing device. A portable computing device may be a social networking device, a gaming device, a cell phone, a smart phone, a digital assistant, a digital music player, a digital video player, a laptop computer, a handheld computer, a tablet, a video game controller, and/or any other portable device that includes a computing core. A fixed computing device may be a computer (PC), a computer server, a cable set-top box, a satellite receiver, a television set, a printer, a fax machine, home entertainment equipment, a video game console, and/or any type of home or office computing equipment. Note that each of the managing unit 18 and the integrity processing unit 20 may be separate computing devices, may be a common computing device, and/or may be integrated into one or more of the computing devices 12-16 and/or into one or more of the storage units 36.
Each interface 30, 32, and 33 includes software and hardware to support one or more communication links via the network 24 indirectly and/or directly. For example, interface 30 supports a communication link (e.g., wired, wireless, direct, via a LAN, via the network 24, etc.) between computing devices 14 and 16. As another example, interface 32 supports communication links (e.g., a wired connection, a wireless connection, a LAN connection, and/or any other type of connection to/from the network 24) between computing devices 12 & 16 and the DSN memory 22. As yet another example, interface 33 supports a communication link for each of the managing unit 18 and the integrity processing unit 20 to the network 24.
Computing devices 12 and 16 include a dispersed storage (DS) client module 34, which enables the computing device to dispersed storage error encode and decode data as subsequently described with reference to one or more of
In operation, the managing unit 18 performs DS management services. For example, the managing unit 18 establishes distributed data storage parameters (e.g., vault creation, distributed storage parameters, security parameters, billing information, user profile information, etc.) for computing devices 12-14 individually or as part of a group of user devices. As a specific example, the managing unit 18 coordinates creation of a vault (e.g., a virtual memory block associated with a portion of an overall namespace of the DSN) within the DSTN memory 22 for a user device, a group of devices, or for public access and establishes per vault dispersed storage (DS) error encoding parameters for a vault. The managing unit 18 facilitates storage of DS error encoding parameters for each vault by updating registry information of the DSN 10, where the registry information may be stored in the DSN memory 22, a computing device 12-16, the managing unit 18, and/or the integrity processing unit 20.
The DSN managing unit 18 creates and stores user profile information (e.g., an access control list (ACL)) in local memory and/or within memory of the DSN memory 22. The user profile information includes authentication information, permissions, and/or the security parameters. The security parameters may include encryption/decryption scheme, one or more encryption keys, key generation scheme, and/or data encoding/decoding scheme.
The DSN managing unit 18 creates billing information for a particular user, a user group, a vault access, public vault access, etc. For instance, the DSTN managing unit 18 tracks the number of times a user accesses a non-public vault and/or public vaults, which can be used to generate per-access billing information. In another instance, the DSTN managing unit 18 tracks the amount of data stored and/or retrieved by a user device and/or a user group, which can be used to generate per-data-amount billing information.
As another example, the managing unit 18 performs network operations, network administration, and/or network maintenance. Network operations includes authenticating user data allocation requests (e.g., read and/or write requests), managing creation of vaults, establishing authentication credentials for user devices, adding/deleting components (e.g., user devices, storage units, and/or computing devices with a DS client module 34) to/from the DSN 10, and/or establishing authentication credentials for the storage units 36. Network administration includes monitoring devices and/or units for failures, maintaining vault information, determining device and/or unit activation status, determining device and/or unit loading, and/or determining any other system level operation that affects the performance level of the DSN 10. Network maintenance includes facilitating replacing, upgrading, repairing, and/or expanding a device and/or unit of the DSN 10.
The integrity processing unit 20 performs rebuilding of ‘bad’ or missing encoded data slices. At a high level, the integrity processing unit 20 performs rebuilding by periodically attempting to retrieve/list encoded data slices, and/or slice names of the encoded data slices, from the DSN memory 22. For retrieved encoded slices, they are checked for errors due to data corruption, outdated version, etc. If a slice includes an error, it is flagged as a ‘bad’ slice. For encoded data slices that were not received and/or not listed, they are flagged as missing slices. Bad and/or missing slices are subsequently rebuilt using other retrieved encoded data slices that are deemed to be good slices to produce rebuilt slices. The rebuilt slices are stored in the DSTN memory 22.
The DSN interface module 76 functions to mimic a conventional operating system (OS) file system interface (e.g., network file system (NFS), flash file system (FFS), disk file system (DFS), file transfer protocol (FTP), web-based distributed authoring and versioning (WebDAV), etc.) and/or a block memory interface (e.g., small computer system interface (SCSI), internet small computer system interface (iSCSI), etc.). The DSN interface module 76 and/or the network interface module 70 may function as one or more of the interface 30-33 of
In the present example, Cauchy Reed-Solomon has been selected as the encoding function (a generic example is shown in
The computing device 12 or 16 then disperse storage error encodes a data segment using the selected encoding function (e.g., Cauchy Reed-Solomon) to produce a set of encoded data slices.
Returning to the discussion of
As a result of encoding, the computing device 12 or 16 produces a plurality of sets of encoded data slices, which are provided with their respective slice names to the storage units for storage. As shown, the first set of encoded data slices includes EDS 1_1 through EDS 5_1 and the first set of slice names includes SN 1_1 through SN 5_1 and the last set of encoded data slices includes EDS 1_Y through EDS 5_Y and the last set of slice names includes SN 1_Y through SN 5_Y.
To recover a data segment from a decode threshold number of encoded data slices, the computing device uses a decoding function as shown in
To further maximize IO capability, the first segment may not use the same IDA (information dispersal algorithm) threshold, but may use a reduced threshold, or even a threshold of “1”, such that reads of small objects or of metadata consume only one IOP (Input/Output Operations Per Second) rather than an IDA (information dispersal algorithms) threshold number of IOPs across the DSN memory. This strategy thereby minimizes TTFB for small objects because an embedded metadata segment is smaller, it minimizes TTFB by not requiring two round trips to access the content for larger objects, and increases IOPS for accessing single-segment small objects by using a reduced threshold.
An example of operation of the storing of the data and the metadata, the processing module 84 generates metadata 1 (e.g., a data object size, access rights, a data type indicator, etc.) for a received data object 1.
The DS error encoding 1 dispersed storage error encodes the metadata 1 utilizing first dispersal parameters (e.g., a first information dispersal algorithm (IDA) width, a first decode threshold number, etc.) to produce a set of metadata slices 1-n. For example, the DS error encoding 1 dispersed storage error encodes the metadata 1 to produce n identical copies (e.g., metadata slices 1-n) of the metadata 1 when the IDA width is 1 and the decode threshold number is 1.
The data partitioning 110 partitions the received data object 1 to produce data segments 1-S in accordance with a data segmentation approach (e.g., text and size, segment size ramping up, segment size ramping down), where a first segment includes fewer bytes than remaining segments (to keep the metadata slices small after the merge below).
For each remaining data segment, the DS error encoding 2 dispersed storage error encodes the remaining data segments to produce a set encoded data slices (DSLC) 1-n utilizing second parameters (e.g., 16/10 encoding). That is, the DS error encoding 2 dispersed storage error encodes each data segment to produce a set of encoded data slices 1-n (DSLC 1-n), of a plurality of S sets of encoded data slices, utilizing second dispersal parameters (e.g., IDA width of 16 and a decode threshold number of 10).
The grouping selector 114 facilitates storage of the set of metadata slices and the remaining sets of encoded data slices in the storage set. The grouping selector 114 obtains ranked scoring information 1 from a decentralized agreement module (not shown) for each of the at least two storage sets 1-2 based on an identifier (e.g., a source name) of the data object 1. For example, for each storage set, the decentralized agreement module performs a distributed agreement protocol function on the identifier of the data object 1 using the identifier of the storage set and a weighting factor associated with the storage set to produce a score of a plurality of scores of the ranked scoring information 1.
Having obtained the rank scoring information 1, the grouping selector 114 selects a storage set of the at least two storage sets 1-2 based on the rank scoring information 1. For example, the grouping selector 114 selects a storage set associated with a highest score the plurality of scores. For instance, the grouping selector 114 selects the storage set 1 when the storage set 1 is associated with the highest score of the plurality of scores.
Having selected the storage set, the grouping selector 114 facilitates storage of the set of metadata slices and the plurality of sets of encoded data slices in the selected storage set. For example, the grouping selector 114 sends, via the network 24, the set of metadata slices 1-n (MSLC1-n) to the DST execution units 1-n for storage, sends, via the network 24, a first set of encoded data slices (e.g., DSLC1-1, DSCL 2-1, etc. through DSLC n−1) to the DST execution units 1-n for storage, sends, via the network 24, a second set of encoded data slices (e.g., DSLC1-2, DSCL 2-2, etc. through DSLC n−2) to the DST execution units 1-n for storage, etc.
As shown in
The method continues at step 904, where the processing module partitions the data to produce a plurality of data segments. For the example, the processing module partitions the data in accordance with a data segmentation approach to produce the plurality of data segments. The method continues at step 906 where the processing module dispersed storage error encodes the plurality of data segments to produce a plurality of sets of encoded data slices. For example, the processing module dispersed storage error encodes each data segment utilizing second dispersal parameters to produce a set of encoded data slices of the plurality of sets of encoded data slices.
The method continues at step 908 where the processing module applies a distributed agreement protocol function to the data object identifier for the data object to produce ranked scoring information with regards to a plurality of storage sets. For example, for each storage set, the processing module performs the distributed agreement protocol function on the data object identifier using an identifier of the storage set and a weighting factor associated with the storage set to produce a score of a plurality of scores of the rank scoring information.
The method continues at step 910 where the processing module selects a storage set of the plurality of storage sets based on the ranked scoring information. For example, the processing module identifies a storage set associated with a highest score of the plurality of scores. The method continues at step 912 where the processing module facilitates storage of the set of metadata slices and the plurality of sets of encoded data slices in the selected storage set. For example, for each storage unit of the selected storage set, the processing module issues a write slice request to the storage unit, where the write slice request includes and associated metadata slice of the set of metadata slices and a plurality of associated encoded data slices of each set of encoded data slices (e.g., of a common pillar associated with the storage unit).
The method described above in conjunction with the computing device and the storage units can alternatively be performed by other modules of the dispersed storage network or by other devices. For example, any combination of a first module, a second module, a third module, a fourth module, etc. of the computing device and the storage units may perform the method described above. In addition, at least one memory section (e.g., a first memory section, a second memory section, a third memory section, a fourth memory section, a fifth memory section, a sixth memory section, etc. of a non-transitory computer readable storage medium) that stores operational instructions can, when executed by one or more processing modules of one or more computing devices and/or by the storage units of the dispersed storage network (DSN), cause the one or more computing devices and/or the storage units to perform any or all of the method steps described above.
It is noted that terminologies as may be used herein such as bit stream, stream, signal sequence, etc. (or their equivalents) have been used interchangeably to describe digital information whose content corresponds to any of a number of desired types (e.g., data, video, speech, audio, etc. any of which may generally be referred to as ‘data’).
As may be used herein, the terms “substantially” and “approximately” provides an industry-accepted tolerance for its corresponding term and/or relativity between items. Such an industry-accepted tolerance ranges from less than one percent to fifty percent and corresponds to, but is not limited to, component values, integrated circuit process variations, temperature variations, rise and fall times, and/or thermal noise. Such relativity between items ranges from a difference of a few percent to magnitude differences. As may also be used herein, the term(s) “configured to”, “operably coupled to”, “coupled to”, and/or “coupling” includes direct coupling between items and/or indirect coupling between items via an intervening item (e.g., an item includes, but is not limited to, a component, an element, a circuit, and/or a module) where, for an example of indirect coupling, the intervening item does not modify the information of a signal but may adjust its current level, voltage level, and/or power level. As may further be used herein, inferred coupling (i.e., where one element is coupled to another element by inference) includes direct and indirect coupling between two items in the same manner as “coupled to”. As may even further be used herein, the term “configured to”, “operable to”, “coupled to”, or “operably coupled to” indicates that an item includes one or more of power connections, input(s), output(s), etc., to perform, when activated, one or more its corresponding functions and may further include inferred coupling to one or more other items. As may still further be used herein, the term “associated with”, includes direct and/or indirect coupling of separate items and/or one item being embedded within another item.
As may be used herein, the term “compares favorably”, indicates that a comparison between two or more items, signals, etc., provides a desired relationship. For example, when the desired relationship is that signal 1 has a greater magnitude than signal 2, a favorable comparison may be achieved when the magnitude of signal 1 is greater than that of signal 2 or when the magnitude of signal 2 is less than that of signal 1. As may be used herein, the term “compares unfavorably”, indicates that a comparison between two or more items, signals, etc., fails to provide the desired relationship.
As may also be used herein, the terms “processing module”, “processing circuit”, “processor”, and/or “processing unit” may be a single processing device or a plurality of processing devices. Such a processing device may be a microprocessor, micro-controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on hard coding of the circuitry and/or operational instructions. The processing module, module, processing circuit, and/or processing unit may be, or further include, memory and/or an integrated memory element, which may be a single memory device, a plurality of memory devices, and/or embedded circuitry of another processing module, module, processing circuit, and/or processing unit. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, cache memory, and/or any device that stores digital information. Note that if the processing module, module, processing circuit, and/or processing unit includes more than one processing device, the processing devices may be centrally located (e.g., directly coupled together via a wired and/or wireless bus structure) or may be distributedly located (e.g., cloud computing via indirect coupling via a local area network and/or a wide area network). Further note that if the processing module, module, processing circuit, and/or processing unit implements one or more of its functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry, the memory and/or memory element storing the corresponding operational instructions may be embedded within, or external to, the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic circuitry. Still further note that, the memory element may store, and the processing module, module, processing circuit, and/or processing unit executes, hard coded and/or operational instructions corresponding to at least some of the steps and/or functions illustrated in one or more of the Figures. Such a memory device or memory element can be included in an article of manufacture.
One or more embodiments have been described above with the aid of method steps illustrating the performance of specified functions and relationships thereof. The boundaries and sequence of these functional building blocks and method steps have been arbitrarily defined herein for convenience of description. Alternate boundaries and sequences can be defined so long as the specified functions and relationships are appropriately performed. Any such alternate boundaries or sequences are thus within the scope and spirit of the claims. Further, the boundaries of these functional building blocks have been arbitrarily defined for convenience of description. Alternate boundaries could be defined as long as the certain significant functions are appropriately performed. Similarly, flow diagram blocks may also have been arbitrarily defined herein to illustrate certain significant functionality.
To the extent used, the flow diagram block boundaries and sequence could have been defined otherwise and still perform the certain significant functionality. Such alternate definitions of both functional building blocks and flow diagram blocks and sequences are thus within the scope and spirit of the claims. One of average skill in the art will also recognize that the functional building blocks, and other illustrative blocks, modules and components herein, can be implemented as illustrated or by discrete components, application specific integrated circuits, processors executing appropriate software and the like or any combination thereof.
In addition, a flow diagram may include a “start” and/or “continue” indication. The “start” and “continue” indications reflect that the steps presented can optionally be incorporated in or otherwise used in conjunction with other routines. In this context, “start” indicates the beginning of the first step presented and may be preceded by other activities not specifically shown. Further, the “continue” indication reflects that the steps presented may be performed multiple times and/or may be succeeded by other activities not specifically shown. Further, while a flow diagram indicates a particular ordering of steps, other orderings are likewise possible provided that the principles of causality are maintained.
The one or more embodiments are used herein to illustrate one or more aspects, one or more features, one or more concepts, and/or one or more examples. A physical embodiment of an apparatus, an article of manufacture, a machine, and/or of a process may include one or more of the aspects, features, concepts, examples, etc. described with reference to one or more of the embodiments discussed herein. Further, from figure to figure, the embodiments may incorporate the same or similarly named functions, steps, modules, etc. that may use the same or different reference numbers and, as such, the functions, steps, modules, etc. may be the same or similar functions, steps, modules, etc. or different ones.
Unless specifically stated to the contra, signals to, from, and/or between elements in a figure of any of the figures presented herein may be analog or digital, continuous time or discrete time, and single-ended or differential. For instance, if a signal path is shown as a single-ended path, it also represents a differential signal path. Similarly, if a signal path is shown as a differential path, it also represents a single-ended signal path. While one or more particular architectures are described herein, other architectures can likewise be implemented that use one or more data buses not expressly shown, direct connectivity between elements, and/or indirect coupling between other elements as recognized by one of average skill in the art.
The term “module” is used in the description of one or more of the embodiments. A module implements one or more functions via a device such as a processor or other processing device or other hardware that may include or operate in association with a memory that stores operational instructions. A module may operate independently and/or in conjunction with software and/or firmware. As also used herein, a module may contain one or more sub-modules, each of which may be one or more modules.
As may further be used herein, a computer readable memory includes one or more memory elements. A memory element may be a separate memory device, multiple memory devices, or a set of memory locations within a memory device. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, cache memory, and/or any device that stores digital information. The memory device may be in a form a solid state memory, a hard drive memory, cloud memory, thumb drive, server memory, computing device memory, and/or other physical medium for storing digital information.
While particular combinations of various functions and features of the one or more embodiments have been expressly described herein, other combinations of these features and functions are likewise possible. The present disclosure is not limited by the particular examples disclosed herein and expressly incorporates these other combinations.
The present U.S. Utility Patent Application claims priority pursuant to 35 U.S.C. § 119(e) to U.S. Provisional Application No. 62/199,816, entitled “STORING DATA AND ASSOCIATED METADATA IN A DISPERSED STORAGE NETWORK,” filed Jul. 31, 2015, which is hereby incorporated herein by reference in its entirety and made part of the present U.S. Utility Patent Application for all purposes.
Number | Name | Date | Kind |
---|---|---|---|
4092732 | Ouchi | May 1978 | A |
5454101 | Mackay et al. | Sep 1995 | A |
5485474 | Rabin | Jan 1996 | A |
5774643 | Lubbers et al. | Jun 1998 | A |
5802364 | Senator et al. | Sep 1998 | A |
5809285 | Hilland | Sep 1998 | A |
5890156 | Rekieta et al. | Mar 1999 | A |
5987622 | Lo Verso et al. | Nov 1999 | A |
5991414 | Garay et al. | Nov 1999 | A |
6012159 | Fischer et al. | Jan 2000 | A |
6058454 | Gerlach et al. | May 2000 | A |
6128277 | Bruck et al. | Oct 2000 | A |
6175571 | Haddock et al. | Jan 2001 | B1 |
6192472 | Garay et al. | Feb 2001 | B1 |
6256688 | Suetaka et al. | Jul 2001 | B1 |
6272658 | Steele et al. | Aug 2001 | B1 |
6301604 | Nojima | Oct 2001 | B1 |
6356949 | Katsandres et al. | Mar 2002 | B1 |
6366995 | Vilkov et al. | Apr 2002 | B1 |
6374336 | Peters et al. | Apr 2002 | B1 |
6415373 | Peters et al. | Jul 2002 | B1 |
6418539 | Walker | Jul 2002 | B1 |
6449688 | Peters et al. | Sep 2002 | B1 |
6567948 | Steele et al. | May 2003 | B2 |
6571282 | Bowman-Amuah | May 2003 | B1 |
6609223 | Wolfgang | Aug 2003 | B1 |
6718361 | Basani et al. | Apr 2004 | B1 |
6760808 | Peters et al. | Jul 2004 | B2 |
6785768 | Peters et al. | Aug 2004 | B2 |
6785783 | Buckland | Aug 2004 | B2 |
6826711 | Moulton et al. | Nov 2004 | B2 |
6879596 | Dooply | Apr 2005 | B1 |
7003688 | Pittelkow et al. | Feb 2006 | B1 |
7024451 | Jorgenson | Apr 2006 | B2 |
7024609 | Wolfgang et al. | Apr 2006 | B2 |
7080101 | Watson et al. | Jul 2006 | B1 |
7103824 | Halford | Sep 2006 | B2 |
7103915 | Redlich et al. | Sep 2006 | B2 |
7111115 | Peters et al. | Sep 2006 | B2 |
7140044 | Redlich et al. | Nov 2006 | B2 |
7146644 | Redlich et al. | Dec 2006 | B2 |
7171493 | Shu et al. | Jan 2007 | B2 |
7222133 | Raipurkar et al. | May 2007 | B1 |
7240236 | Cutts et al. | Jul 2007 | B2 |
7272613 | Sim et al. | Sep 2007 | B2 |
7636724 | de la Torre et al. | Dec 2009 | B2 |
20020062422 | Butterworth et al. | May 2002 | A1 |
20020166079 | Ulrich et al. | Nov 2002 | A1 |
20030018927 | Gadir et al. | Jan 2003 | A1 |
20030037261 | Meffert et al. | Feb 2003 | A1 |
20030065617 | Watkins et al. | Apr 2003 | A1 |
20030084020 | Shu | May 2003 | A1 |
20040024963 | Talagala et al. | Feb 2004 | A1 |
20040122917 | Menon et al. | Jun 2004 | A1 |
20040215998 | Buxton et al. | Oct 2004 | A1 |
20040228493 | Ma et al. | Nov 2004 | A1 |
20050100022 | Ramprashad | May 2005 | A1 |
20050114594 | Corbett et al. | May 2005 | A1 |
20050125593 | Karpoff et al. | Jun 2005 | A1 |
20050131993 | Fatula, Jr. | Jun 2005 | A1 |
20050132070 | Redlich et al. | Jun 2005 | A1 |
20050144382 | Schmisseur | Jun 2005 | A1 |
20050229069 | Hassner | Oct 2005 | A1 |
20060047907 | Shiga et al. | Mar 2006 | A1 |
20060136448 | Cialini et al. | Jun 2006 | A1 |
20060156059 | Kitamura | Jul 2006 | A1 |
20060224603 | Correll, Jr. | Oct 2006 | A1 |
20070079081 | Gladwin et al. | Apr 2007 | A1 |
20070079082 | Gladwin et al. | Apr 2007 | A1 |
20070079083 | Gladwin et al. | Apr 2007 | A1 |
20070088970 | Buxton et al. | Apr 2007 | A1 |
20070174192 | Gladwin et al. | Jul 2007 | A1 |
20070214285 | Au et al. | Sep 2007 | A1 |
20070234110 | Soran et al. | Oct 2007 | A1 |
20070283167 | Venters, III et al. | Dec 2007 | A1 |
20090094251 | Gladwin et al. | Apr 2009 | A1 |
20090094318 | Gladwin et al. | Apr 2009 | A1 |
20100023524 | Gladwin et al. | Jan 2010 | A1 |
20110106904 | Resch | May 2011 | A1 |
20140115387 | Vas | Apr 2014 | A1 |
20140122969 | Cilfone | May 2014 | A1 |
20140222827 | Leggette | Aug 2014 | A1 |
20140317224 | Resch | Oct 2014 | A1 |
20160231928 | Lewis | Aug 2016 | A1 |
Entry |
---|
Shamir; How to Share a Secret; Communications of the ACM; vol. 22, No. 11; Nov. 1979; pp. 612-613. |
Rabin; Efficient Dispersal of Information for Security, Load Balancing, and Fault Tolerance; Journal of the Association for Computer Machinery; vol. 36, No. 2; Apr. 1989; pp. 335-348. |
Chung; An Automatic Data Segmentation Method for 3D Measured Data Points; National Taiwan University; pp. 1-8; 1998. |
Plank, T1: Erasure Codes for Storage Applications; FAST2005, 4th Usenix Conference on File Storage Technologies; Dec. 13-16, 2005; pp. 1-74. |
Wildi; Java iSCSi Initiator; Master Thesis; Department of Computer and Information Science, University of Konstanz; Feb. 2007; 60 pgs. |
Legg; Lightweight Directory Access Protocol (LDAP): Syntaxes and Matching Rules; IETF Network Working Group; RFC 4517; Jun. 2006; pp. 1-50. |
Zeilenga; Lightweight Directory Access Protocol (LDAP): Internationalized String Preparation; IETF Network Working Group; RFC 4518; Jun. 2006; pp. 1-14. |
Smith; Lightweight Directory Access Protocol (LDAP): Uniform Resource Locator; IETF Network Working Group; RFC 4516; Jun. 2006; pp. 1-15. |
Smith; Lightweight Directory Access Protocol (LDAP): String Representation of Search Filters; IETF Network Working Group; RFC 4515; Jun. 2006; pp. 1-12. |
Zeilenga; Lightweight Directory Access Protocol (LDAP): Directory Information Models; IETF Network Working Group; RFC 4512; Jun. 2006; pp. 1-49. |
Sciberras; Lightweight Directory Access Protocol (LDAP): Schema for User Applications; IETF Network Working Group; RFC 4519; Jun. 2006; pp. 1-33. |
Harrison; Lightweight Directory Access Protocol (LDAP): Authentication Methods and Security Mechanisms; IETF Network Working Group; RFC 4513; Jun. 2006; pp. 1-32. |
Zeilenga; Lightweight Directory Access Protocol (LDAP): Technical Specification Road Map; IETF Network Working Group; RFC 4510; Jun. 2006; pp. 1-8. |
Zeilenga; Lightweight Directory Access Protocol (LDAP): String Representation of Distinguished Names; IETF Network Working Group; RFC 4514; Jun. 2006; pp. 1-15. |
Sermersheim; Lightweight Directory Access Protocol (LDAP): The Protocol; IETF Network Working Group; RFC 4511; Jun. 2006; pp. 1-68. |
Satran, et al.; Internet Small Computer Systems Interface (iSCSI); IETF Network Working Group; RFC 3720; Apr. 2004; pp. 1-257. |
Xin, et al.; Evaluation of Distributed Recovery in Large-Scale Storage Systems; 13th IEEE International Symposium on High Performance Distributed Computing; Jun. 2004; pp. 172-181. |
Kubiatowicz, et al.; OceanStore: An Architecture for Global-Scale Persistent Storage; Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2000); Nov. 2000; pp. 1-12. |
Number | Date | Country | |
---|---|---|---|
20170031761 A1 | Feb 2017 | US |
Number | Date | Country | |
---|---|---|---|
62199816 | Jul 2015 | US |