Claims
- 1. A semiconductor device metallization scheme for reducing stress voids, wherein the metallization consists of a homogeneous alloy of aluminum, copper and tungsten.
- 2. The metallization of claim 1 wherein the homogeneous alloy comprises less than 0.5 weight percent tungsten.
- 3. The metallization of claim 1 wherein the homogeneous alloy comprises approximately 1.5 weight percent copper and less than 0.5 weight percent tungsten.
- 4. A homogeneous alloy for controlling stress voiding consisting of aluminum, copper, and tungsten.
- 5. The alloy of claim 4 wherein the tungsten makes up less than 0.5 weight percent of the homogeneous alloy.
Parent Case Info
This application is a continuation of prior application Ser. No. 07/862,710, filed Apr. 3, 1992, now abandoned.
US Referenced Citations (2)
Number |
Name |
Date |
Kind |
3725309 |
Ames et al. |
Apr 1973 |
|
4970176 |
Tracy et al. |
Nov 1990 |
|
Foreign Referenced Citations (5)
Number |
Date |
Country |
62-240733 |
Oct 1987 |
JPX |
62-240736 |
Oct 1987 |
JPX |
62-240738 |
Oct 1987 |
JPX |
62-240734 |
Oct 1987 |
JPX |
1-124253 |
May 1989 |
JPX |
Non-Patent Literature Citations (1)
Entry |
1-.mu.m EPIC Process Enhances TI's CMOS logic circuits--Electronics Design--Jun. 1986 p.21. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
862710 |
Apr 1992 |
|