Claims
- 1. Substrate bias generating circuitry for biasing a voltage level on a substrate, comprising:
- a level sensing circuit means for sensing the voltage level and producing a control signal associated with the sensed voltage level;
- level holding circuit means, including a delay circuit coupled to an ouput of said level sensing circuit means, for holding the control signal in an enable state for at least a predetermined duration determined by said delay circuit, the predetermined duration being at least four times as long as a given minimum completion duration;
- an oscillator for generating oscillator pulses; and
- a charge pump circuit for pumping the voltage level of the substrate in a pumping operation of a duration at least as long as the given minimum completion duration, said charge pump circuit including means for storing charges and being responsive to the oscillator pulses and the control signal to charge said storing means when the control signal is in the enable state, and to discharge the charges from said storing means to the substrate.
- 2. Substrate bias generating circuitry, according to claim 1, wherein said level holding circuit means comprises a latch circuit connected to said output of said level sensing circuit means, said latch circuit including a plurality of gates connected in cascade for latching the control signal, said delay circuit receiving the control signal and being connected with said latch circuit, said delay circuit comprising a plurality of inverters connected in series to produce the control signal with a delay equal to the predetermined time duration.
- 3. Substrate bias generating circuitry according to claim 2, wherein said gates of said latch circuit include:
- a first NOR gate having a first input port connected to said output of said level sensing circuit means, and
- a second NOR gate having a first input port connected to and output port of said first NOR gate and an output port connected to a second input port of said first NOR gate, the output port of said first NOR gate being connected to an input port of a first one of said inverters;
- said level holding circuit means further comprising
- a third NOR gate having a first input port connected to the output port of said first NOR gate, a second input port connected to an output port of a last one of said inverters, and an output port connected to a second input port of said second NOR gate, and
- output means connected to the output port of said first NOR gate for outputting the control signal to said charge pump circuit.
- 4. Substrate bias generating circuitry according to claim 2, wherein said gates of said latch circuit include:
- a first NAND gate having a first input port connected to said output of said level sensing circuit means, and
- a second NAND gate having a first input port connected to an output port of said first NAND gate and an output port connected to a second input port of said first NAND gate,
- the output port of said first NAND gate being connected to an input port of a first one of said inverters;
- said level circuit holding means further comprising
- a third NAND gate having a first input port connected to the output port of said first NAND gate, a second input port connected to an output port of a last one of said inverters, and an output port connected to a second input port of said second NAND gate, and
- output means connected to the output port of said first NAND gate for outputting the control signal to said charge pump circuit.
- 5. Subtrate bias generating circuitry according to claim 1, wherein said oscillator generates the oscillator pulses by self-oscillation.
- 6. Substrate bias generating circuitry according to claim 1, wherein the oscillation pulses each have a duration twice the given minimum completion duration and a period four times the given minimum completion duration.
Priority Claims (1)
Number |
Date |
Country |
Kind |
63-283448 |
Nov 1988 |
JPX |
|
Parent Case Info
This is a continuation-in-part of application Ser. No. 07/433,213 filed on Nov. 7, 1989 now abandoned.
US Referenced Citations (4)
Foreign Referenced Citations (2)
Number |
Date |
Country |
57-121269 |
Jul 1982 |
JPX |
62-190746 |
Aug 1987 |
JPX |
Non-Patent Literature Citations (2)
Entry |
Japanese Laid-Open publication No. 57-121269 of Jul. 28, 1982. |
Japanese Laid-Open publication No. 62-190746 of Aug. 20, 1987. |
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
433213 |
Nov 1989 |
|