Superconducting latch system

Abstract

One example includes a superconducting latch system. The system includes a first input stage configured to receive a first input pulse and a second input stage configured to receive a second input pulse. The system also includes a storage loop configured to switch from a first state to a second state in response to receiving the first input pulse, and to switch from the second state to the first state in response to the second input pulse. The first state corresponds to no flux in the storage loop and the second state corresponds to a flux in the storage loop. The system further includes an output stage configured to generate an output pulse in the second state of the storage loop.

Description

TECHNICAL FIELD

This disclosure relates generally to classical superconducting computing systems, and more specifically to a superconducting latch system.

BACKGROUND

Superconducting digital technology has provided computing and/or communications resources that benefit from unprecedented high speed, low power dissipation, and low operating temperature. Superconducting computer systems typically implement very low amplitude voltage pulses (e.g., quantized flux pulses), such as single flux quantum (SFQ) pulses or reciprocal quantum logic (RQL) pulses to communicate data. Such very low amplitude voltage pulses are implemented for substantially all logic functions and/or communication of data between different logic gates and/or different portions of a given computer system. Substantially all computing systems require logic gates and latches to process data and perform a variety of logic functions.

SUMMARY

One example includes a superconducting latch system. The system includes a first input stage configured to receive a first input pulse and a second input stage configured to receive a second input pulse. The system also includes a storage loop configured to switch from a first state to a second state in response to receiving the first input pulse, and to switch from the second state to the first state in response to the second input pulse. The first state corresponds to no flux in the storage loop and the second state corresponds to a flux in the storage loop. The system further includes an output stage configured to generate an output pulse in the second state of the storage loop.

Another example includes a method for controlling a superconducting latch system. The method includes providing a first input pulse to a first input stage of the superconducting latch system to switch a storage loop of the superconducting latch system from a first state to a second state. The first state corresponds to no flux in the storage loop and the second state corresponds to a flux in the storage loop. The method also includes providing a second input pulse to a second input stage of the superconducting latch system to switch the storage loop from the second first state to the second state. The method further includes providing a clock signal to an output stage of the superconducting latch system to generate an output pulse from the output stage at each cycle of the clock signal in the second state of the storage loop.

Another example includes a superconducting latch system. The system also includes a first input stage configured to receive a first reciprocal quantum logic (RQL) pulse and a second input stage configured to receive a second RQL pulse. The system also includes a superconducting quantum interference device (SQUID) configured to switch from a first state to a second state in response to receiving the first RQL pulse, and to switch from the second state to the first state in response to the second RQL pulse. The first state corresponds to no flux in the SQUID and the second state corresponds to a flux in the SQUID. The system further includes an output stage configured to generate an output pulse at each cycle of an RQL clock signal in the second state of the SQUID.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an example of a superconducting latch system.

FIG. 2 illustrates an example of a superconducting latch circuit.

FIG. 3 illustrates an example of a method for controlling a superconducting latch system.

DETAILED DESCRIPTION

This disclosure relates generally to classical superconducting computing systems, and more specifically to a superconducting latch system. As an example, the superconducting latch system can be configured as a set/reset (SR) latch. For example, the superconducting latch system includes a first input stage that is configured to receive a first input pulse and a second input stage that is configured to receive a second input pulse. As an example, the first input stage can correspond to a set input stage and the second input stage can correspond to a reset input stage. As another example, the first and second input pulses can each be provided as reciprocal quantum logic (RQL) pulses. As described herein, RQL pulses are defined as a complementary pair of a positive fluxon and a negative fluxon. Therefore, the first input pulse can be provided to the first input stage to “set” the superconducting latch system, thus providing an output pulse at an output stage of the superconducting latch system. For example, the output stage can be provided a clock signal (e.g., an RQL clock signal) to provide the output pulse or a continuous phase output at each cycle of the clock signal while the superconducting latch system is “set”. The second input pulse can thus be provided to the second input stage to “reset” the superconducting latch system, thus stopping any output pulses from being provided from the output stage.

As an example, the superconducting latch system can include a storage loop that is configured to hysteretically store the state of the superconducting latch system. The storage loop can be configured as a superconducting quantum interference device (SQUID) that is configured to store a flux in one state and no flux in another. For example, the storage loop can store the flux in response to the first input stage receiving the first input pulse. Therefore, the output stage can provide the output pulse while the storage loop stores the flux, such as based on the clock signal (e.g., at each cycle of the clock signal). Similarly, the storage loop can be reset to store no flux in response to the second input stage receiving the second input pulse. Additionally, the first input stage can receive a DC bias current, such as inductively via a transformer. The DC bias current can be provided to the second input stage via an inductor to reject the second input pulse when the storage loop stores no flux, thus providing no effect with respect to a subsequent reset signal while the storage loop is in a “reset” (e.g., zero flux) state.

FIG. 1 illustrates an example of a superconducting latch system 10. The superconducting latch system 10 can be implemented in any of a variety of classical computing systems to provide a data latching function. As an example, the superconducting latch system 10 can be configured as a set/reset (SR) latch.

In the example of FIG. 1, the superconducting latch system 10 includes a set input stage 12 that can correspond to a set input (e.g., “S” input) and a reset input stage 14 that can correspond to a reset input (e.g., “R” input). The set input stage 12 can receive a first input pulse, demonstrated in the example of FIG. 1 as a signal SET_IN, and the reset input stage 14 can receive a second input pulse, demonstrated in the example of FIG. 1 as a signal RST_IN. Therefore, the superconducting latch system 10 can be “set” in response to the first input pulse SET_IN to switch the superconducting latch system 10 to a first state (e.g., a “set” state) to provide an output pulse, demonstrated in the example of FIG. 1 as a signal PLS_OUT, from an output stage 16. Similarly, the superconducting latch system 10 can be “reset” in response to the second input pulse RST_IN, to switch the superconducting latch system 10 to a second state (e.g., a “reset” or “zero” state) to provide no output pulse PLS_OUT from the output stage 16.

The superconducting latch system 10 also includes a storage loop 18 that is configured to hysteretically store the state of the superconducting latch system 10. As an example, the storage loop 18 can be configured as a superconducting quantum interference device (SQUID) that is configured to store a flux in the “set” state, and to store no flux in the “reset” state. For example, the storage loop 18 can store the flux in response to the set input stage 12 receiving the first input pulse SET_IN, such as in response to triggering a pair of Josephson junctions associated with the corresponding SQUID. Therefore, the output stage 16 can provide the output pulse PLS_OUT while the storage loop 18 stores the flux. For example, the output stage 16 can provide the output pulse PLS_OUT at each cycle of a clock signal. Similarly, the storage loop 18 can be reset to store no flux in response to the reset input stage 14 receiving the second input pulse RST_IN. Therefore, the output stage 16 can cease to provide the output pulse PLS_OUT (e.g., at each cycle of an associated clock signal).

Therefore, the superconducting latch system 10 can operate as an SR latch. For example, the first input pulse SET_IN can be provided as a logic-1 to the set input stage 12 to “set” the superconducting latch system 10 by storing the flux in the storage loop 18. Thus, the superconducting latch system 10 can provide the output pulse PLS_OUT corresponding to a logic-1 output. Similarly, the second input pulse RST_IN can be provided as a logic-1 to the reset input stage 14 to “reset” the superconducting latch system 10 by removing the flux from the storage loop 18. Thus, the superconducting latch system 10 can cease to provide the output pulse PLS_OUT, which therefore corresponds to a logic-0 output.

FIG. 2 illustrates an example of a superconducting latch circuit 50. The superconducting latch circuit 50 can be implemented in any of a variety of classical computing systems to provide a data latching function. As an example, the superconducting latch circuit 50 can be configured as an SR latch. For example, the superconducting latch circuit 50 can correspond to the superconducting latch system 10 in the example of FIG. 1.

In the example of FIG. 2, the superconducting latch circuit 50 includes a set input stage 52 that can correspond to a set input (e.g., “S” input) and a reset input stage 54 that can correspond to a reset input (e.g., “R” input). The set input stage 52 includes an inductor L₁ and a transformer 56. The transformer 56 includes a primary winding L₂ and a secondary winding L₃ that is arranged in series with the inductor L₁. The primary winding L₂ is coupled to a DC current source I_PRI, such as interconnecting the DC current source I_PRI and a low-voltage rail (e.g., ground), such that the primary winding L₂ can induce a DC bias current I_BIAS in the secondary winding L₃. The reset input stage 54 includes an inductor L₄ and an inductor L₅ that are each coupled to a Josephson junction J₁. The inductors L₄ and L₅ and the Josephson junction J₁ collectively form a Josephson transmission line (JTL) stage 58. The reset input stage 54 also includes a Josephson junction J₂ and an inductor L₆ that are arranged in series with each other and with the JTL stage 58. As an example, the Josephson junction J₂ can be an unshunted Josephson junction.

The superconducting latch circuit 50 also includes a storage loop 60 that is coupled to each of the set input stage 52 and the reset input stage 54. In the example of FIG. 2, the storage loop 60 is configured as a SQUID that includes a Josephson junction J₃, an inductor L₇, and a Josephson junction J₄. Additionally, the superconducting latch circuit 50 includes an output stage 62 that is coupled to the storage loop 60. The output stage 62 includes an inductor L₈, an inductor L₉, an inductor L₁₀, and a Josephson junction J₅ interconnecting the inductors L₉ and L₁₀. Therefore, the inductors L₉ and L₁₀ and the Josephson junction J₅ form a JTL stage 64 at the output of the superconducting latch circuit 50. The output stage 62 also includes a transformer 66 that includes a primary winding L₁₁ and a secondary winding L₁₂ that is coupled to the inductors L₈ and L₉. The primary winding L₁₁ conducts a clock signal CLK, such that the primary winding L₁₁ can induce a clock current I_CLK in the secondary winding L₁₂.

The set input stage 52 can receive a first input pulse SET_IN, and the reset input stage 54 can receive a second input pulse RST_IN. Therefore, similar to the superconducting latch system 10 described in the example of FIG. 1, the superconducting latch circuit 50 can be “set” in response to the first input pulse SET_IN to switch the superconducting latch circuit 50 to a first state (e.g., a “set” state) to provide the output pulse PLS_OUT via the output stage 62. For example, the DC bias current I_BIAS is configured to bias the Josephson junctions J₂, J₃, and J₄. Therefore, in response to the first input pulse SET_IN, the Josephson junctions J₂, J₃, and J₄ each trigger. The triggering of the Josephson junctions J₃ and J₄ can store a flux Φ₀ corresponding to a single flux quantum (SFQ) in the storage loop 60. While the flux Φ₀ is stored in the storage loop 60, subsequent first input pulses SET_IN do not change the state of the storage loop 60 because the storage loop 60 maintains the stored flux Φ₀. As a result, in response to the clock current I_CLK being provided to the JTL stage 64 in the output stage 62, the Josephson junction J₅ can trigger to provide the output pulse PLS_OUT based on the combination of the clock current Tax and the flux Φ₀. For example, the Josephson junction J₅ can trigger at each cycle of the clock signal CLK based on the induced clock current I_CLK and the flux Φ₀ while the flux Φ₀ is stored in the storage loop 60.

As another example, while the flux Φ₀ is stored in the storage loop 60, in response to the second input pulse RST_IN, the second input pulse RST_IN triggers the Josephson junction J₁. The triggering of the Josephson junction J₁ untriggers (e.g., resets) the Josephson junction J₂, which thus untriggers the Josephson junctions J₃ and J₄. As a result, the flux Φ₀ is removed from the storage loop 60 to reset the storage loop 60 (e.g., setting to a zero state), and thus the superconducting latch circuit 50. Without the flux Φ₀ stored in the storage loop 60, subsequent second input pulses RST_IN do not change the state of the storage loop 60 because the DC bias current I_BIAS increases the threshold current of the Josephson junction J₂, thus preventing the Josephson junction J₂ from triggering in response to the second input pulse RST_IN. Therefore, the DC bias current I_BIAS rejects subsequent second input pulses RST_IN absent the flux Φ₀ in the storage loop 60. As a result, in response to the clock current I_CLK being provided to the JTL stage 64 in the output stage 62, the Josephson junction J₅ does not trigger, and thus does not provide the output pulse PLS_OUT, absent the flux Φ₀.

As an example, the superconducting latch circuit 50 can be implemented in a reciprocal quantum logic (RQL) computing system. For example, each of the first and second input pulses SET_IN and RST_IN can be provided as RQL pulses, such as including a positive fluxon followed by a negative fluxon. In addition, the clock signal CLK can be implemented as an RQL clock signal, such as including at least one of an in-phase component and a quadrature-phase component. With respect to the first input pulse SET_IN, the positive fluxon of the first input pulse SET_IN can trigger the Josephson junctions J₂, J₃, and J₄, as described previously. However, the DC bias current I_BIAS can reject the negative fluxon. Similarly, the DC bias current I_BIAS can reject the negative fluxon associated with the second input pulse RST_IN subsequent to untriggering the Josephson junction J₂. Accordingly, the superconducting latch circuit 50 can operate as described, even in an RQL environment.

The superconducting latch circuit 50 can thus provide SR latching capability for a combination classical computing system. Previous latching in a superconducting environment has typically been implemented by variations of the D flip-flop, which has a different set of logic for operation and manipulation of data. Additionally, typical variations of SR latches can implement feedback that can provide for timing errors. However, the superconducting latch circuit 50 has no feedback, and can thus implement timing control effectively, particularly in an RQL environment based on the timing control of an RQL clock. Additionally, other types of SR latches typically required large transformers and supportive JTL systems and circuitry that occupy significant amounts of space and can incur additional fabrication costs. However, the superconducting latch circuit 50 significantly mitigates the number of transformers and JTL circuits in the design to reduce both fabrication cost and an overall circuit footprint.

In view of the foregoing structural and functional features described above, a methodology in accordance with various aspects of the present invention will be better appreciated with reference to FIG. 3. While, for purposes of simplicity of explanation, the methodology of FIG. 3 is shown and described as executing serially, it is to be understood and appreciated that the present invention is not limited by the illustrated order, as some aspects could, in accordance with the present invention, occur in different orders and/or concurrently with other aspects from that shown and described herein. Moreover, not all illustrated features may be required to implement a methodology in accordance with an aspect of the present invention.

FIG. 3 illustrates an example of a method 100 for controlling a superconducting latch system (e.g., the superconducting latch system 10). At 102, a first input pulse (e.g., the first input pulse SET_IN) is provided to a first input stage (e.g., the set input stage 12) of the superconducting latch system to switch a storage loop (e.g., the storage loop 18) of the superconducting latch system from a first state to a second state. At 104, a second input pulse (e.g., the second input pulse RST_IN) is provided to a second input stage (e.g., the reset input stage 14) of the superconducting latch system to switch the storage loop from the second first state to the second state. At 106, a clock signal (e.g., the clock signal CLK) is provided to an output stage (e.g., the output stage 16) of the superconducting latch system to generate an output pulse (e.g., the output pulse PLS_OUT) from the output stage at each cycle of the clock signal in the second state of the storage loop.

What have been described above are examples of the disclosure. It is, of course, not possible to describe every conceivable combination of components or method for purposes of describing the disclosure, but one of ordinary skill in the art will recognize that many further combinations and permutations of the disclosure are possible. Accordingly, the disclosure is intended to embrace all such alterations, modifications, and variations that fall within the scope of this application, including the appended claims.

Claims

1. A superconducting latch system comprising: a first input stage configured to receive a first input pulse and a bias current;a second input stage configured to receive a second input pulse;a storage loop configured to switch from a first state to a second state in response to receiving the first input pulse, and to switch from the second state to the first state in response to receiving the second input pulse, where the first state corresponds to no flux in the storage loop and the second state corresponds to a flux in the storage loop, and the second input stage is configured to receive the bias current when the storage loop is in the first state to prevent the storage loop from switching from the first state to the second state in response to receiving a third input pulse at the second input stage; andan output stage configured to generate an output pulse in the second state of the storage loop.

2. The system of claim 1, wherein the superconducting latch system is arranged as a set/reset (SR) latch, such that the first input stage is configured as a set input stage and the second input stage is configured as a reset input stage.

3. The system of claim 1, wherein the output stage is configured to receive a clock signal, wherein the output stage is configured to provide the output pulse at each cycle of the clock signal in the second state of the storage loop.

4. The system of claim 3, wherein the first input pulse is a first reciprocal quantum logic (RQL) input pulse, wherein the second input pulse is a second RQL input pulse, wherein the clock signal is an RQL clock signal.

5. The system of claim 3, wherein the output stage is arranged as a Josephson transmission line (JTL) stage, wherein the clock signal is inductively coupled to the JTL stage.

6. The system of claim 5, wherein the clock signal is configured to bias a Josephson junction associated with the JTL stage of the output stage at each cycle of the clock signal, such that the Josephson junction is configured to trigger at each cycle of the clock signal in the second state of the storage loop.

7. The system of claim 1, wherein the first input pulse is a first reciprocal quantum logic (RQL) input pulse and the input current is a direct current (DC) bias current, wherein the first input stage is configured to receive the DC bias current to reject a negative fluxon associated with the first RQL pulse.

8. The system of claim 7, wherein the first input stage comprises a transformer configured to inductively provide the DC bias current to the storage loop and to the second input stage, wherein the second input stage is configured to reject the third input pulse received at the second input stage in the first state of the storage loop.

9. The system of claim 1, wherein the second input stage comprises: a Josephson transmission line (JTL) stage configured to receive the second input pulse;a Josephson junction that is biased by a direct current (DC) bias current corresponding to the bias current, the Josephson junction being triggered in response to the first input pulse and being reset in response to the second input pulse; andan inductor interconnecting the Josephson junction and the storage loop, wherein the inductor propagates the DC bias current to reject the third input pulse received at the second input stage in the first state of the storage loop.

10. The system of claim 1, wherein the storage loop is configured as a superconducting quantum interference device (SQUID).

11. A method for controlling a superconducting latch system, the method comprising: providing a first input pulse to a first input stage of the superconducting latch system to switch a storage loop of the superconducting latch system from a first state to a second state, where the first state corresponds to no flux in the storage loop and the second state corresponds to a flux in the storage loop;providing a second input pulse to a second input stage of the superconducting latch system to switch the storage loop from the second first state to the first second state;providing a clock signal to an output stage of the superconducting latch system to generate an output pulse from the output stage at each cycle of the clock signal in the second state of the storage loop; andproviding a bias current from the first input stage to the second input stage to reject a third input pulse received at the second input stage when the storage loop is in the first state to prevent the storage loop from switching from the first state to the second state.

12. The method of claim 11, wherein providing the first input pulse comprises providing a first reciprocal quantum logic (RQL) input pulse, wherein providing the second input pulse comprises providing a second RQL input pulse, wherein the clock signal is an RQL clock signal.

13. The method of claim 11, wherein the bias current is a direct current (DC) bias current, the method further comprising providing the DC bias current to reject a negative fluxon associated with the first RQL pulse.

14. The method of claim 13, wherein providing the DC bias current comprises inductively providing the DC bias current to the storage loop and to the second input stage via a transformer, wherein the DC bias current is further configured to reject the third input pulse received at the second input stage in the first state of the storage loop.

15. The method of claim 11, wherein the output stage is arranged as a Josephson transmission line (JTL) stage, wherein the clock signal is inductively coupled to the JTL stage.

16. The method of claim 15, wherein providing the clock signal comprises biasing a Josephson junction associated with the JTL stage of the output stage at each cycle of the clock signal, such that the Josephson junction is configured to trigger at each cycle of the clock signal in the second state of the storage loop.

17. A superconducting latch system comprising: a first input stage configured to receive a first reciprocal quantum logic (RQL) pulse and a bias current;a second input stage configured to receive a second RQL pulse;a superconducting quantum interference device (SQUID) configured to switch from a first state to a second state in response to receiving the first RQL pulse, and to switch from the second state to the first state in response to receiving the second RQL pulse, where the first state corresponds to no flux in the SQUID and the second state corresponds to a flux in the SQUID and the second input stage is configured to receive the bias current when the SQUID is in the first state to prevent the SQUID from switching from the first state to the second state in response to a third input pulse received at the second input stage; andan output stage configured to generate an output pulse based on an RQL clock signal in the second state of the SQUID, and to generate no output pulse in the first state of the SQUID.

18. The system of claim 17, wherein the output stage is arranged as a Josephson transmission line (JTL) stage, wherein the RQL clock signal is inductively coupled to the JTL stage to bias a Josephson junction associated with the JTL stage of the output stage at each cycle of the RQL clock signal, such that the Josephson junction is configured to trigger at each cycle of the RQL clock signal in the second state of the SQUID.

19. The system of claim 17, wherein the first input stage comprises a transformer configured to inductively provide a direct current (DC) bias current corresponding to the bias current to the SQUID and to the second input stage, wherein the DC bias current is further configured to reject a negative fluxon associated with the first RQL pulse and to reject a third RQL pulse received at the second input stage in the first state of the SQUID.

20. The system of claim 17, wherein the second input stage comprises: a Josephson transmission line (JTL) stage configured to receive the second RQL pulse;a Josephson junction that is biased by a direct current (DC) bias current corresponding to the bias current, the Josephson junction being triggered in response to the first RQL pulse and being reset in response to the second RQL pulse; andan inductor interconnecting the Josephson junction and the SQUID, wherein the inductor propagates the DC bias current to reject a third RQL pulse received at the second input stage in the first state of the SQUID.