Supplemental sensor modes and systems for ultrasonic transducers

Information

  • Patent Grant
  • 11471912
  • Patent Number
    11,471,912
  • Date Filed
    Thursday, October 3, 2019
    4 years ago
  • Date Issued
    Tuesday, October 18, 2022
    a year ago
Abstract
A Piezoelectric Micromachined Ultrasonic Transducer (PMUT) device is provided. The PMUT includes a substrate and an edge support structure connected to the substrate. A membrane is connected to the edge support structure such that a cavity is defined between the membrane and the substrate, where the membrane configured to allow movement at ultrasonic frequencies. The membrane comprises a piezoelectric layer and first and second electrodes coupled to opposing sides of the piezoelectric layer. For operation in a Capacitive Micromachined Ultrasonic Transducer (CMUT) mode, a third electrode is disposed on the substrate and separated by an air gap in the cavity from the second electrode. Also provided are an integrated MEMS array, a method for operating an array of PMUT/CMUT dual-mode devices, and a PMUT/CMUT dual-mode device.
Description
BACKGROUND

Piezoelectric materials facilitate conversion between mechanical energy and electrical energy. Moreover, a piezoelectric material can generate an electrical signal when subjected to mechanical stress, and can vibrate when subjected to an electrical voltage. Piezoelectric materials are widely utilized in piezoelectric ultrasonic transducers to generate acoustic waves based on an actuation voltage applied to electrodes of the piezoelectric ultrasonic transducer.





BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of the Description of Embodiments, illustrate various embodiments of the subject matter and, together with the Description of Embodiments, serve to explain principles of the subject matter discussed below. Unless specifically noted, the drawings referred to in this Brief Description of Drawings should be understood as not being drawn to scale. Herein, like items are labeled with like item numbers.



FIG. 1A is a diagram illustrating a piezoelectric micromachined ultrasonic transducer (PMUT) device having a center pinned membrane, according to some embodiments.



FIG. 1B is a diagram illustrating a PMUT device having an unpinned membrane, according to some embodiments.



FIG. 2 is a diagram illustrating an example of membrane movement during activation of a PMUT device having a center pinned membrane, according to some embodiments.



FIG. 3 is a top view of the PMUT device of FIG. 1, according to some embodiments.



FIG. 4 is a simulated map illustrating maximum vertical displacement of the membrane of the PMUT device shown in FIGS. 1-3, according to some embodiments.



FIG. 5 is a top view of an example PMUT device having a circular shape, according to some embodiments.



FIG. 6 is a top view of an example PMUT device having a hexagonal shape, according to some embodiments.



FIG. 7 illustrates an example array of circular-shaped PMUT devices, according to some embodiments.



FIG. 8 illustrates an example array of square-shaped PMUT devices, according to some embodiments.



FIG. 9 illustrates an example array of hexagonal-shaped PMUT devices, according to some embodiments.



FIG. 10 illustrates an example pair of PMUT devices in a PMUT array, with each PMUT having differing electrode patterning, according to some embodiments.



FIGS. 11A, 11B, 11C, and 11D illustrate alternative examples of interior support structures, according to various embodiments.



FIG. 12 is a block diagram of a PMUT array that includes temperature measurement.



FIGS. 13A-C illustrate an embodiment of a device operating in a Surface Acoustic Wave (SAW) mode.



FIGS. 14A-14B illustrate, in top plan view (FIG. 14A) and a side cross-sectional view (FIG. 14B), an embodiment of a dual-mode device structure for operating in switchable PMUT/SAW modes.



FIG. 15A illustrates an embodiment of a device operable in a PMUT mode.



FIG. 15B illustrates an embodiment of a device operable in a Capacitive Micromachined Ultrasonic Transducer (CMUT) mode.



FIG. 15C illustrates an embodiment of a device operable in a PMUT mode or a CMUT mode.



FIG. 16 illustrates, in a side cross-sectional view, an embodiment of a device structure for operating in switchable PMUT/CMUT modes.



FIG. 17 is a flow chart, illustrating an embodiment of a method for operating an array of PMUT/CMUT dual-mode devices in an active operational mode.



FIG. 18 illustrates several exemplary array configurations.



FIG. 19 illustrates in partial cross-section one embodiment of an integrated sensor of the present invention formed by wafer bonding.





DESCRIPTION OF EMBODIMENTS

The following Description of Embodiments is merely provided by way of example and not of limitation. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding background or in the following Description of Embodiments.


Reference will now be made in detail to various embodiments of the subject matter, examples of which are illustrated in the accompanying drawings. While various embodiments are discussed herein, it will be understood that they are not intended to limit to these embodiments. On the contrary, the presented embodiments are intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope the various embodiments as defined by the appended claims. Furthermore, in this Description of Embodiments, numerous specific details are set forth in order to provide a thorough understanding of embodiments of the present subject matter. However, embodiments may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the described embodiments.


Notation and Nomenclature

Some portions of the detailed descriptions which follow are presented in terms of procedures, logic blocks, processing and other symbolic representations of operations on data within an electrical device. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. In the present application, a procedure, logic block, process, or the like, is conceived to be one or more self-consistent procedures or instructions leading to a desired result. The procedures are those requiring physical manipulations of physical quantities. Usually, although not necessarily, these quantities take the form of acoustic (e.g., ultrasonic) signals capable of being transmitted and received by an electronic device and/or electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in an electrical device.


It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the description of embodiments, discussions utilizing terms such as “transmitting,” “receiving,” “sensing,” “generating,” “imaging,” or the like, refer to the actions and processes of an electronic device such as an electrical device.


Embodiments described herein may be discussed in the general context of processor-executable instructions residing on some form of non-transitory processor-readable medium, such as program modules, executed by one or more computers or other devices. Generally, program modules include routines, programs, objects, components, data structures, etc., that perform particular tasks or implement particular abstract data types. The functionality of the program modules may be combined or distributed as desired in various embodiments.


In the figures, a single block may be described as performing a function or functions; however, in actual practice, the function or functions performed by that block may be performed in a single component or across multiple components, and/or may be performed using hardware, using software, or using a combination of hardware and software. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, logic, circuits, and steps have been described generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure. Also, the example systems described herein may include components other than those shown, including well-known components.


Various techniques described herein may be implemented in hardware, software, firmware, or any combination thereof, unless specifically described as being implemented in a specific manner. Any features described as modules or components may also be implemented together in an integrated logic device or separately as discrete but interoperable logic devices. If implemented in software, the techniques may be realized at least in part by a non-transitory processor-readable storage medium comprising instructions that, when executed, perform one or more of the methods described herein. The non-transitory processor-readable data storage medium may form part of a computer program product, which may include packaging materials.


The non-transitory processor-readable storage medium may comprise random access memory (RAM) such as synchronous dynamic random access memory (SDRAM), read only memory (ROM), non-volatile random access memory (NVRAM), electrically erasable programmable read-only memory (EEPROM), FLASH memory, other known storage media, and the like. The techniques additionally, or alternatively, may be realized at least in part by a processor-readable communication medium that carries or communicates code in the form of instructions or data structures and that can be accessed, read, and/or executed by a computer or other processor.


Various embodiments described herein may be executed by one or more processors, such as one or more motion processing units (MPUs), sensor processing units (SPUs), host processor(s) or core(s) thereof, digital signal processors (DSPs), general purpose microprocessors, application specific integrated circuits (ASICs), application specific instruction set processors (ASIPs), field programmable gate arrays (FPGAs), a programmable logic controller (PLC), a complex programmable logic device (CPLD), a discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein, or other equivalent integrated or discrete logic circuitry. The term “processor,” as used herein may refer to any of the foregoing structures or any other structure suitable for implementation of the techniques described herein. As is employed in the subject specification, the term “processor” can refer to substantially any computing processing unit or device comprising, but not limited to comprising, single-core processors; single-processors with software multithread execution capability; multi-core processors; multi-core processors with software multithread execution capability; multi-core processors with hardware multithread technology; parallel platforms; and parallel platforms with distributed shared memory. Moreover, processors can exploit nano-scale architectures such as, but not limited to, molecular and quantum-dot based transistors, switches and gates, in order to optimize space usage or enhance performance of user equipment. A processor may also be implemented as a combination of computing processing units.


In addition, in some aspects, the functionality described herein may be provided within dedicated software modules or hardware modules configured as described herein. Also, the techniques could be fully implemented in one or more circuits or logic elements. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of an SPU/MPU and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with an SPU core, MPU core, or any other such configuration.


Overview of Discussion

Discussion begins with a description of an example Piezoelectric Micromachined Ultrasonic Transducer (PMUT), in accordance with various embodiments. Example arrays including PMUT devices are then described. Example operations of the example arrays of PMUT devices are then further described. Further, dual-mode PMUT/Surface Acoustic Wave (SAW) and PMUT/Capacitive Micromachined Ultrasonic Transducer (CMUT) devices and arrays of such devices are also described.


A conventional piezoelectric ultrasonic transducer able to generate and detect pressure waves can include a membrane with the piezoelectric material, a supporting layer, and electrodes combined with a cavity beneath the electrodes. Miniaturized versions are referred to as PMUTs. Typical PMUTs use an edge anchored membrane or diaphragm that maximally oscillates at or near the center of the membrane at a resonant frequency (f) proportional to h/a2, where h is the thickness, and a is the radius of the membrane. Higher frequency membrane oscillations can be created by increasing the membrane thickness, decreasing the membrane radius, or both. Increasing the membrane thickness has its limits, as the increased thickness limits the displacement of the membrane. Reducing the PMUT membrane radius also has limits, because a larger percentage of PMUT membrane area is used for edge anchoring.


Embodiments describes herein relate to a PMUT device for ultrasonic wave generation and sensing. In accordance with various embodiments, an array of such PMUT devices is described. The PMUT includes a substrate and an edge support structure connected to the substrate. A membrane is connected to the edge support structure such that a cavity is defined between the membrane and the substrate, where the membrane is configured to allow movement at ultrasonic frequencies. The membrane includes a piezoelectric layer and first and second electrodes coupled to opposing sides of the piezoelectric layer. An interior support structure is disposed within the cavity and connected to the substrate and the membrane.


The described PMUT device and array of PMUT devices can be used for generation of acoustic signals or measurement of acoustically sensed data in various applications, such as, but not limited to, medical applications, security systems, biometric systems (e.g., fingerprint sensors and/or motion/gesture recognition sensors), mobile communication systems, industrial automation systems, consumer electronic devices, robotics, etc. In one embodiment, the PMUT device can facilitate ultrasonic signal generation and sensing (transducer). Moreover, embodiments describe herein provide a sensing component including a silicon wafer having a two-dimensional (or one-dimensional) array of ultrasonic transducers.


Embodiments described herein provide a PMUT that operates at a high frequency for reduced acoustic diffraction through high acoustic velocity materials (e.g., glass, metal), and for shorter pulses so that spurious reflections can be time-gated out. Embodiments described herein also provide a PMUT that has a low quality factor providing a shorter ring-up and ring-down time to allow better rejection of spurious reflections by time-gating. Embodiments described herein also provide a PMUT that has a high fill-factor providing for large transmit and receive signals.


Piezoelectric Micromachined Ultrasonic Transducer (PMUT)

Systems and methods disclosed herein, in one or more aspects provide efficient structures for an acoustic transducer (e.g., a piezoelectric actuated transducer or PMUT). One or more embodiments are now described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the various embodiments. It may be evident, however, that the various embodiments can be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to facilitate describing the embodiments in additional detail.


As used in this application, the term “or” is intended to mean an inclusive “or” rather than an exclusive “or”. That is, unless specified otherwise, or clear from context, “X employs A or B” is intended to mean any of the natural inclusive permutations. That is, if X employs A; X employs B; or X employs both A and B, then “X employs A or B” is satisfied under any of the foregoing instances. In addition, the articles “a” and “an” as used in this application and the appended claims should generally be construed to mean “one or more” unless specified otherwise or clear from context to be directed to a singular form. In addition, the word “coupled” is used herein to mean direct or indirect electrical or mechanical coupling. In addition, the word “example” is used herein to mean serving as an example, instance, or illustration.



FIG. 1A is a diagram illustrating a PMUT device 100 having a center pinned membrane, according to some embodiments. PMUT device 100 includes an interior pinned membrane 120 positioned over a substrate 140 to define a cavity 130. In one embodiment, membrane 120 is attached both to a surrounding edge support 102 and interior support 104. In one embodiment, edge support 102 is connected to an electric potential. Edge support 102 and interior support 104 may be made of electrically conducting materials, such as and without limitation, aluminum, molybdenum, or titanium. Edge support 102 and interior support 104 may also be made of dielectric materials, such as silicon dioxide, silicon nitride or aluminum oxide that have electrical connections the sides or in vias through edge support 102 or interior support 104, electrically coupling lower electrode 106 to electrical wiring in substrate 140.


In one embodiment, both edge support 102 and interior support 104 are attached to a substrate 140. In various embodiments, substrate 140 may include at least one of, and without limitation, silicon or silicon nitride. It should be appreciated that substrate 140 may include electrical wirings and connection, such as aluminum or copper. In one embodiment, substrate 140 includes a CMOS logic wafer bonded to edge support 102 and interior support 104. In one embodiment, the membrane 120 comprises multiple layers. In an example embodiment, the membrane 120 includes lower electrode 106, piezoelectric layer 110, and upper electrode 108, where lower electrode 106 and upper electrode 108 are coupled to opposing sides of piezoelectric layer 110. As shown, lower electrode 106 is coupled to a lower surface of piezoelectric layer 110 and upper electrode 108 is coupled to an upper surface of piezoelectric layer 110. It should be appreciated that, in various embodiments, PMUT device 100 is a microelectromechanical (MEMS) device.


In one embodiment, membrane 120 also includes a mechanical support layer 112 (e.g., stiffening layer) to mechanically stiffen the layers. In various embodiments, mechanical support layer 140 may include at least one of, and without limitation, silicon, silicon oxide, silicon nitride, aluminum, molybdenum, titanium, etc. In one embodiment, PMUT device 100 also includes an acoustic coupling layer 114 above membrane 120 for supporting transmission of acoustic signals. It should be appreciated that acoustic coupling layer can include air, liquid, gel-like materials, or other materials for supporting transmission of acoustic signals. In one embodiment, PMUT device 100 also includes platen layer 116 above acoustic coupling layer 114 for containing acoustic coupling layer 114 and providing a contact surface for a finger or other sensed object with PMUT device 100. It should be appreciated that, in various embodiments, acoustic coupling layer 114 provides a contact surface, such that platen layer 116 is optional. Moreover, it should be appreciated that acoustic coupling layer 114 and/or platen layer 116 may be included with or used in conjunction with multiple PMUT devices. For example, an array of PMUT devices may be coupled with a single acoustic coupling layer 114 and/or platen layer 116.



FIG. 1B is identical to FIG. 1A in every way, except that the PMUT device 100′ of FIG. 1B omits the interior support 104 and thus membrane 120 is not pinned (e.g., is “unpinned”). There may be instances in which an unpinned membrane 120 is desired. However, in other instances, a pinned membrane 120 may be employed.



FIG. 2 is a diagram illustrating an example of membrane movement during activation of pinned PMUT device 100, according to some embodiments. As illustrated with respect to FIG. 2, in operation, responsive to an object proximate platen layer 116, the electrodes 106 and 108 deliver a high frequency electric charge to the piezoelectric layer 110, causing those portions of the membrane 120 not pinned to the surrounding edge support 102 or interior support 104 to be displaced upward into the acoustic coupling layer 114. This generates a pressure wave that can be used for signal probing of the object. Return echoes can be detected as pressure waves causing movement of the membrane, with compression of the piezoelectric material in the membrane causing an electrical signal proportional to amplitude of the pressure wave.


The described PMUT device 100 can be used with almost any electrical device that converts a pressure wave into mechanical vibrations and/or electrical signals. In one aspect, the PMUT device 100 can comprise an acoustic sensing element (e.g., a piezoelectric element) that generates and senses ultrasonic sound waves. An object in a path of the generated sound waves can create a disturbance (e.g., changes in frequency or phase, reflection signal, echoes, etc.) that can then be sensed. The interference can be analyzed to determine physical parameters such as (but not limited to) distance, density and/or speed of the object. As an example, the PMUT device 100 can be utilized in various applications, such as, but not limited to, fingerprint or physiologic sensors suitable for wireless devices, industrial systems, automotive systems, robotics, telecommunications, security, medical devices, etc. For example, the PMUT device 100 can be part of a sensor array comprising a plurality of ultrasonic transducers deposited on a wafer, along with various logic, control and communication electronics. A sensor array may comprise homogenous or identical PMUT devices 100, or a number of different or heterogonous device structures.


In various embodiments, the PMUT device 100 employs a piezoelectric layer 110, comprised of materials such as, but not limited to, aluminum nitride (AlN), lead zirconate titanate (PZT), quartz, polyvinylidene fluoride (PVDF), and/or zinc oxide, to facilitate both acoustic signal production and sensing. The piezoelectric layer 110 can generate electric charges under mechanical stress and conversely experience a mechanical strain in the presence of an electric field. For example, the piezoelectric layer 110 can sense mechanical vibrations caused by an ultrasonic signal and produce an electrical charge at the frequency (e.g., ultrasonic frequency) of the vibrations. Additionally, the piezoelectric layer 110 can generate an ultrasonic wave by vibrating in an oscillatory fashion that might be at the same frequency (e.g., ultrasonic frequency) as an input current generated by an alternating current (AC) voltage applied across the piezoelectric layer 110. It should be appreciated that the piezoelectric layer 110 can include almost any material (or combination of materials) that exhibits piezoelectric properties, such that the structure of the material does not have a center of symmetry and a tensile or compressive stress applied to the material alters the separation between positive and negative charge sites in a cell causing a polarization at the surface of the material. The polarization is directly proportional to the applied stress and is direction dependent so that compressive and tensile stresses results in electric fields of opposite polarizations.


Further, the PMUT device 100 comprises electrodes 106 and 108 that supply and/or collect the electrical charge to/from the piezoelectric layer 110. It should be appreciated that electrodes 106 and 108 can be continuous and/or patterned electrodes (e.g., in a continuous layer and/or a patterned layer). For example, as illustrated, electrode 106 is a patterned electrode and electrode 108 is a continuous electrode. As an example, electrodes 106 and 108 can be comprised of almost any metal layers, such as, but not limited to, aluminum (Al)/titanium (Ti), molybdenum (Mo), etc., which are coupled with an on opposing sides of the piezoelectric layer 110. In one embodiment, PMUT device also includes a third electrode, as illustrated in FIG. 10 and described below.


According to an embodiment, the acoustic impedance of acoustic coupling layer 114 is selected to be similar to the acoustic impedance of the platen layer 116, such that the acoustic wave is efficiently propagated to/from the membrane 120 through acoustic coupling layer 114 and platen layer 116. As an example, the platen layer 116 can comprise various materials having an acoustic impedance in the range between 0.8 to 4 Mega Rayleigh (MRayl), such as, but not limited to, plastic, resin, rubber, Teflon, epoxy, etc. In another example, the platen layer 116 can comprise various materials having a high acoustic impedance (e.g., an acoustic impendence greater than 10 MRayl), such as, but not limited to, glass, aluminum-based alloys, sapphire, etc. Typically, the platen layer 116 can be selected based on an application of the sensor. For instance, in fingerprinting applications, platen layer 116 can have an acoustic impedance that matches (e.g., exactly or approximately) the acoustic impedance of human skin (e.g., 1.6×106 Rayl). Further, in one aspect, the platen layer 116 can further include a thin layer of anti-scratch material. In various embodiments, the anti-scratch layer of the platen layer 116 is less than the wavelength of the acoustic wave that is to be generated and/or sensed to provide minimum interference during propagation of the acoustic wave. As an example, the anti-scratch layer can comprise various hard and scratch-resistant materials (e.g., having a Mohs hardness of over 7 on the Mohs scale), such as, but not limited to sapphire, glass, titanium nitride (TiN), silicon carbide (SiC), diamond, etc. As an example, PMUT device 100 can operate at 20 MHz and accordingly, the wavelength of the acoustic wave propagating through the acoustic coupling layer 114 and platen layer 116 can be 70-150 microns. In this example scenario, insertion loss can be reduced and acoustic wave propagation efficiency can be improved by utilizing an anti-scratch layer having a thickness of 1 micron and the platen layer 116 as a whole having a thickness of 1-2 millimeters. It is noted that the term “anti-scratch material” as used herein relates to a material that is resistant to scratches and/or scratch-proof and provides substantial protection against scratch marks.


In accordance with various embodiments, the PMUT device 100 can include metal layers (e.g., aluminum (Al)/titanium (Ti), molybdenum (Mo), etc.) patterned to form electrode 106 in particular shapes (e.g., ring, circle, square, octagon, hexagon, etc.) that are defined in-plane with the membrane 120. Electrodes can be placed at a maximum strain area of the membrane 120 or placed at close to either or both the surrounding edge support 102 and interior support 104. Furthermore, in one example, electrode 108 can be formed as a continuous layer providing a ground plane in contact with mechanical support layer 112, which can be formed from silicon or other suitable mechanical stiffening material. In still other embodiments, the electrode 106 can be routed along the interior support 104, advantageously reducing parasitic capacitance as compared to routing along the edge support 102.


For example, when actuation voltage is applied to the electrodes, the membrane 120 will deform and move out of plane. The motion then pushes the acoustic coupling layer 114 it is in contact with and an acoustic (ultrasonic) wave is generated. Oftentimes, vacuum is present inside the cavity 130 and therefore damping contributed from the media within the cavity 130 can be ignored. However, the acoustic coupling layer 114 on the other side of the membrane 120 can substantially change the damping of the PMUT device 100. For example, a quality factor greater than 20 can be observed when the PMUT device 100 is operating in air with atmosphere pressure (e.g., acoustic coupling layer 114 is air) and can decrease lower than 2 if the PMUT device 100 is operating in water (e.g., acoustic coupling layer 114 is water).



FIG. 3 is a top view of the PMUT device 100 of FIG. 1A having a substantially square shape, which corresponds in part to a cross section along dotted line 101 in FIG. 3. Layout of surrounding edge support 102, interior support 104, and lower electrode 106 are illustrated, with other continuous layers not shown. It should be appreciated that the term “substantially” in “substantially square shape” is intended to convey that a PMUT device 100 is generally square-shaped, with allowances for variations due to manufacturing processes and tolerances, and that slight deviation from a square shape (e.g., rounded corners, slightly wavering lines, deviations from perfectly orthogonal corners or intersections, etc.) may be present in a manufactured device. While a generally square arrangement PMUT device is shown, alternative embodiments including rectangular, hexagon, octagonal, circular, or elliptical are contemplated. In other embodiments, more complex electrode or PMUT device shapes can be used, including irregular and non-symmetric layouts such as chevrons or pentagons for edge support and electrodes.



FIG. 4 is a simulated topographic map 400 illustrating maximum vertical displacement of the membrane 120 of the PMUT device 100 shown in FIGS. 1A-3. As indicated, maximum displacement generally occurs along a center axis of the lower electrode, with corner regions having the greatest displacement. As with the other figures, FIG. 4 is not drawn to scale with the vertical displacement exaggerated for illustrative purposes, and the maximum vertical displacement is a fraction of the horizontal surface area comprising the PMUT device 100. In an example PMUT device 100, maximum vertical displacement may be measured in nanometers, while surface area of an individual PMUT device 100 may be measured in square microns.



FIG. 5 is a top view of another example of the PMUT device 100 of FIG. 1A having a substantially circular shape, which corresponds in part to a cross section along dotted line 101 in FIG. 5. Layout of surrounding edge support 102, interior support 104, and lower electrode 106 are illustrated, with other continuous layers not shown. It should be appreciated that the term “substantially” in “substantially circular shape” is intended to convey that a PMUT device 100 is generally circle-shaped, with allowances for variations due to manufacturing processes and tolerances, and that slight deviation from a circle shape (e.g., slight deviations on radial distance from center, etc.) may be present in a manufactured device.



FIG. 6 is a top view of another example of the PMUT device 100 of FIG. 1A having a substantially hexagonal shape, which corresponds in part to a cross section along dotted line 101 in FIG. 6. Layout of surrounding edge support 102, interior support 104, and lower electrode 106 are illustrated, with other continuous layers not shown. It should be appreciated that the term “substantially” in “substantially hexagonal shape” is intended to convey that a PMUT device 100 is generally hexagon-shaped, with allowances for variations due to manufacturing processes and tolerances, and that slight deviation from a hexagon shape (e.g., rounded corners, slightly wavering lines, deviations from perfectly orthogonal corners or intersections, etc.) may be present in a manufactured device.



FIG. 7 illustrates an example two-dimensional array 700 of circular-shaped PMUT devices 701 formed from PMUT devices having a substantially circular shape similar to that discussed in conjunction with FIGS. 1A, 2 and 5. Layout of circular surrounding edge support 702, interior support 704, and annular or ring shaped lower electrode 706 surrounding the interior support 704 are illustrated, while other continuous layers are not shown for clarity. As illustrated, array 700 includes columns of circular-shaped PMUT devices 701 that are offset. It should be appreciated that the circular-shaped PMUT devices 701 may be closer together, such that edges of the columns of circular-shaped PMUT devices 701 overlap. Moreover, it should be appreciated that circular-shaped PMUT devices 701 may contact each other. In various embodiments, adjacent circular-shaped PMUT devices 701 are electrically isolated. In other embodiments, groups of adjacent circular-shaped PMUT devices 701 are electrically connected, where the groups of adjacent circular-shaped PMUT devices 701 are electrically isolated.



FIG. 8 illustrates an example two-dimensional array 800 of square-shaped PMUT devices 801 formed from PMUT devices having a substantially square shape similar to that discussed in conjunction with FIGS. 1A, 2 and 3. Layout of square surrounding edge support 802, interior support 804, and square-shaped lower electrode 806 surrounding the interior support 804 are illustrated, while other continuous layers are not shown for clarity. As illustrated, array 800 includes columns of square-shaped PMUT devices 801 that are in rows and columns. It should be appreciated that rows or columns of the square-shaped PMUT devices 801 may be offset. Moreover, it should be appreciated that square-shaped PMUT devices 801 may contact each other or be spaced apart. In various embodiments, adjacent square-shaped PMUT devices 801 are electrically isolated. In other embodiments, groups of adjacent square-shaped PMUT devices 801 are electrically connected, where the groups of adjacent square-shaped PMUT devices 801 are electrically isolated.



FIG. 9 illustrates an example two-dimensional array 900 of hexagon-shaped PMUT devices 901 formed from PMUT devices having a substantially hexagon shape similar to that discussed in conjunction with FIGS. 1A, 2 and 6. Layout of hexagon-shaped surrounding edge support 902, interior support 904, and hexagon-shaped lower electrode 906 surrounding the interior support 904 are illustrated, while other continuous layers are not shown for clarity. It should be appreciated that rows or columns of the hexagon-shaped PMUT devices 901 may be offset. Moreover, it should be appreciated that hexagon-shaped PMUT devices 901 may contact each other or be spaced apart. In various embodiments, adjacent hexagon-shaped PMUT devices 901 are electrically isolated. In other embodiments, groups of adjacent hexagon-shaped PMUT devices 901 are electrically connected, where the groups of adjacent hexagon-shaped PMUT devices 901 are electrically isolated. While FIGS. 7, 8 and 9 illustrate example layouts of PMUT devices having different shapes, it should be appreciated that many different layouts are available. Moreover, in accordance with various embodiments, arrays of PMUT devices are included within a MEMS layer.


In operation, during transmission, selected sets of PMUT devices in the two-dimensional array can transmit an acoustic signal (e.g., a short ultrasonic pulse) and during sensing, the set of active PMUT devices in the two-dimensional array can detect an interference of the acoustic signal with an object (in the path of the acoustic wave). The received interference signal (e.g., generated based on reflections, echoes, etc. Of the acoustic signal from the object) can then be analyzed. As an example, an image of the object, a distance of the object from the sensing component, a density of the object, a motion of the object, etc., can all be determined based on comparing a frequency and/or phase of the interference signal with a frequency and/or phase of the acoustic signal. Moreover, results generated can be further analyzed or presented to a user via a display device (not shown).



FIG. 10 illustrates a pair of example PMUT devices 1000 in a PMUT array, with each PMUT sharing at least one common edge support 1002. As illustrated, the PMUT devices have two sets of independent lower electrode labeled as 1006 and 1026. These differing electrode patterns enable antiphase operation of the PMUT devices 1000, and increase flexibility of device operation. In one embodiment, the pair of PMUTs may be identical, but the two electrodes could drive different parts of the same PMUT antiphase (one contracting, and one extending), such that the PMUT displacement becomes larger. While other continuous layers are not shown for clarity, each PMUT also includes an upper electrode (e.g., upper electrode 108 of FIG. 1A). Accordingly, in various embodiments, a PMUT device may include at least three electrodes.



FIGS. 11A, 11B, 11C, and 11D illustrate alternative examples of interior support structures, in accordance with various embodiments. Interior supports structures may also be referred to as “pinning structures,” as they operate to pin the membrane to the substrate. It should be appreciated that interior support structures may be positioned anywhere within a cavity of a PMUT device, and may have any type of shape (or variety of shapes), and that there may be more than one interior support structure within a PMUT device. While FIGS. 11A, 11B, 11C, and 11D illustrate alternative examples of interior support structures, it should be appreciated that these examples or for illustrative purposes, and are not intended to limit the number, position, or type of interior support structures of PMUT devices.


For example, interior supports structures do not have to be centrally located with a PMUT device area, but can be non-centrally positioned within the cavity. As illustrated in FIG. 11A, interior support 1104a is positioned in a non-central, off-axis position with respect to edge support 1102. In other embodiments such as seen in FIG. 11B, multiple interior supports 1104b can be used. In this embodiment, one interior support is centrally located with respect to edge support 1102, while the multiple, differently shaped and sized interior supports surround the centrally located support. In still other embodiments, such as seen with respect to FIGS. 11C and 11D, the interior supports (respectively 1104c and 1104d) can contact a common edge support 1102. In the embodiment illustrated in FIG. 11D, the interior supports 1104d can effectively divide the PMUT device into subpixels. This would allow, for example, activation of smaller areas to generate high frequency ultrasonic waves, and sensing a returning ultrasonic echo with larger areas of the PMUT device. It will be appreciated that the individual pinning structures can be combined into arrays.



FIG. 12 is a block diagram of a PMUT device 1200 that includes temperature measurement. PMUT array 1210 is a two-dimensional array of PMUT devices similar to array 700, including variations that may be introduced in such an array. Temperature sensor 1220 includes circuitry for temperature measurement. Timing module 1230 receives temperature sensor information 1225 from temperature sensor 1220 and creates timing signals 1235. Among other things, timing module 1230 may adjust for changes in expected ultrasonic signal travel time based on the measured temperature. Timing signals 1235 are used to drive PMUT array 1210.


There are a number of ways known in the art to provide temperature sensor 1220. In an embodiment, temperature sensor 1220 is an integrated silicon thermistor that can be incorporated in the MEMS manufacturing process with PMUT array 1210. In another embodiment, temperature sensor 1220 is a MEMS structure different from PMUT array 1210 but compatible with the MEMS manufacturing process for PMUT array 1210. In another embodiment, temperature sensor 1220 is circuitry that determines temperature by associating a known temperature dependency with the quality factor (Q) of some or all of the resonators that comprise the PMUT array 1210. In another embodiment, temperature sensor 1220 and a portion of timing module 1230 together comprise a MEMS oscillator manufactured with a process compatible with PMUT array 1210 from which a frequency stable clock may be directly derived over a broad operating temperature range.


By providing temperature sensor information 1225, the PMUT device can generate dependable frequencies for timing signals 1235. In this way, the PMUT device can be clockless, not requiring a separate input from an external clock. This simplifies the design process for an engineer incorporating the PMUT device 1200 into a design. An external oscillator or clock signal is not needed, eliminating a part and associated routing. In the case of a typical quartz oscillator used for an external clock-generation circuit, there may also be an efficiency gain as quartz devices typically consume more power than MEMS-based clocks. Having the timing signals 1235 generated on chip further enables improved signal compensation and conditioning.


The temperature or reference clock may optionally be shared outside of device 1200. Optional interface 1240 in communication with temperature sensor 1220 or timing module 1230 provides signals 1245 to an external device 1250. Signals 1245 may represent measured temperature or a reference clock frequency from the PMUT device 1200. Optional external device 1250 may include another integrated circuit device, or a data or system bus. Other blocks and signals may be introduced into PMUT device 1200, provided that an external clock signal is not used to generate timing signals 1235.


Surface Acoustic Wave (SAW) devices are commonly used as resonators and filters. In a SAW device, an acoustic wave is launched along the surface of a piezoelectric material. A surface acoustic wave is typically launched using a set of interdigitated electrodes, although other electrode configurations may also be employed.


This is different than BAW (Bulk Acoustic Wave) or BAR (Bulk Acoustic Resonator) devices where a wave is launched inside the bulk of the piezo material. It is also different from PMUT devices, where a flexural motion is induced in the piezo membrane.



FIGS. 13A-C illustrate an embodiment of a device operating in a SAW mode. FIG. 13A shows in operation a MEMS device 1300 similar to PMUT device 100′. In PMUT mode, reflected energy is measured from signals orthogonal to a reflected surface, such as an echo in an acoustic frequency range. By contrast, in SAW mode, energy propagated through and along the surface of a piezoelectric material is measured in MEMS device 1300. Such a signal may be an ambient wave in a radio frequency range. FIG. 13B illustrates a cross section of MEMS device 1300 showing displacement in a SAW mode. FIG. 13C illustrates another frequency and its resulting displacement in SAW mode. Similar to FIG. 4, the illustrations in FIGS. 13B and 13C are exaggerated in scale to show resulting movement of membrane 1320. It should be appreciated that the embodiments described in FIGS. 13A-C may also include a PMUT device having an interior support (e.g., PMUT device 100).


Like a PMUT device, a SAW device relies upon the conversion of mechanical energy causing a deformation in membrane 1320 and its piezoelectric layer 1310 into an electrical signal characteristic of the energy input. Similar manufacturing techniques may be used to fabricate a MEMS PMUT device and a MEMS SAW device. The piezoelectric material in either instance may be tuned by design for sensitivity to particular frequencies and for particular applications. For SAW mode, applications are likely to include a number of tasks, including fingerprint recognition through ultrasonic frequencies. SAW devices are used with radio frequencies as filters. It is also known in the art to adapt a SAW device to detect temperature, pressure, the existence of chemicals or other desired parameters.


In some embodiments, MEMS devices 1300 in an array may be identical for operation in PMUT mode and SAW mode. Further, selective switching between one mode and the other may be provided. In other embodiments, the array may include heterogeneous array elements that are compatible with the same manufacturing process. Some elements may be designed and tuned for performance in PMUT mode, while other elements may be designed and tuned for performance in SAW mode. The array elements may also include variation within each mode. As an example, there may be elements designed and tuned for performance in SAW mode that target different radio frequencies of interest for filtering. As understood in the art, there are multiple ways to design and tune the elements for particular performance, including size of array element, composition and thickness of material stack, elasticity of the piezoelectric layer, and size and structure of the supports.



FIGS. 14A-14B depict an embodiment of a dual-mode device 1400 that can be selectively operated both in SAW and PMUT modes, by switching between the two modes. FIG. 14A is a top plan view, while FIG. 14B is a side cross-sectional view. The dual-mode device 1400 includes a piezoelectric layer 1410 positioned over a substrate 1440 to define a cavity 1430. In one embodiment, piezoelectric layer 1410 is attached to a surrounding edge support 1402. Edge support 1402 and substrate 1440 may be unitary (as shown) or separate components, in either case made of dielectric materials, such as silicon dioxide, silicon nitride or aluminum oxide that have electrical connections in the sides or in vias through edge support 1402. It should be appreciated that dual-mode device 1400 may also include an interior support (e.g., interior support 104 of PMUT device 100).


The dual-mode device 1400 further includes a lower electrode 1406, disposed on a bottom surface of the piezoelectric layer 1410; the lower electrode 1406 may be considered to be equivalent to the lower electrode 106 depicted in FIGS. 1A-1B. The dual-mode device 1400 also includes a first pair of interdigitated electrodes 1408a and a second pair of interdigitated electrodes 1408b, both disposed on a top surface of the piezoelectric layer 1410. The two pairs of interdigitated electrodes 1408a, 1408b may be considered to be equivalent to the upper electrode 108 depicted in FIGS. 1A-1B. The first pair of interdigitated electrodes 1408a comprises electrodes 1408a1 and 1408a2, disposed in an interdigitated pattern. The second pair of interdigitated electrodes 1408b comprises electrodes 1408b1 and 1408b2, disposed in an interdigitated pattern. The two pairs of interdigitated electrodes 1408a and 1408b are separated by a distance d.


In the SAW mode, electrodes 1408a1 and 1408a2 are used to inject an AC signal from an AC source 1450 and generate a surface acoustic wave in the surface of the piezoelectric layer 1410 across the distance d, while electrodes 1408b1 and 1408b2 are used to receive the propagated wave and convert the acoustic wave to a voltage output 1452. In this SAW mode, the dual-mode device 1400 can be used as a sensor, filter or resonator, for example. In this configuration, lower electrode 1406 can be either ground or floating.


In the PMUT mode, electrodes 1408a1, 1408a2, 1408b1, and 1408b2 are all driven at the same potential, with electrode 1406 at another potential. In the PMUT mode, the dual-mode device 1400 produces a flexural mode of motion in the piezoelectric layer 1410. In the PMUT mode, the dual-mode device 1400 can be used as a sensor, such as a fingerprint sensor or temperature sensor, for example.


In another embodiment, the PMUT device includes a Capacitive Micromachined Ultrasonic Transducer (CMUT) portion or is operated in part in a CMUT mode. Like a PMUT device, a CMUT device relies upon the deflection of a membrane through an electrical effect—whether electromechanical in the case of the PMUT, or electrostatic in the case of the CMUT. Similar manufacturing techniques may be used to fabricate a MEMS PMUT device and a MEMS CMUT device. In operation, a PMUT device uses electrodes proximate a piezoelectric layer in the membrane to generate or to measure a deformation of the membrane. By contrast, at least one electrode in a CMUT device is positioned on the other side of a cavity to create a capacitive effect. The design and tuning of the layers in the material stack may target particular applications and use in a PMUT mode or a CMUT mode. In CMUT mode, a device may be used for fingerprint recognition as well as other applications.



FIG. 15A illustrates an embodiment of a MEMS device operable in a PMUT mode. The essential elements of PMUT device 100′ are captured in device 1500A to show operation in a PMUT mode. Membrane 1520 is deformed out of plane based on the piezoelectric effect. Membrane 1520 includes top electrode 1508, bottom electrode 1506, and piezoelectric layer 1510. The membrane 1520 is attached to a substrate 1540 through supports 1502 along the periphery of the device, forming cavity 1530. For operation in PMUT mode, the piezoelectric layer 1510 is proximate the top electrode 1508 and the bottom electrode 1506. An AC voltage is either transmitted across electrodes 1506 and 1508 to force a deformation, or such a signal is read across electrodes 1506 and 1508 to measure a deformation. The signal may be an ultrasonic signal. A DC bias voltage is not typically required for operation of device 1500A in PMUT mode. It should be appreciated that device 1500A may also include an interior support (e.g., interior support 104 of PMUT device 100).



FIG. 15B illustrates an embodiment of a device operable in a CMUT mode. Device 1500B is similar to device 1500A, but includes electrode 1544 and removes bottom electrode 1506. Device 1500B is a simplified device to illustrate operation in CMUT mode. Device 1500B forms a capacitor between membrane 1520 and substrate 1540. It should be appreciated that device 1500B may also include an interior support (e.g., interior support 104 of PMUT device 100). Top electrode 1508 and electrode 1544 are the electrode layers of the capacitor, while the combination of membrane dielectric 1520, cavity 1530, and dielectric on substrate 1540 form the dielectric layer of the capacitor. In operation, a DC bias voltage is typically applied between the electrodes 1508 and 1544, and membrane 1520 is deflected towards substrate 1540 by electrostatic forces. The mechanical restoring forces caused by stiffness of membrane 1520 resist the electrostatic force. Signals can then be transmitted on, or received from, oscillations in membrane 1520 as an AC voltage.



FIG. 15C illustrates an embodiment of a device 1500C operable in a PMUT mode or a CMUT mode. Device 1500C is an integration of device 1500A and device 1500B. It is suitable for operation in either a PMUT mode or a CMUT mode. The PMUT mode arises with an AC voltage across electrodes 1506 and 1508. The CMUT mode arises with DC bias voltage and AC signal voltage across electrodes 1508 and 1544. There may be other layers, over layers, and intermediate layers to membrane 1520 and the devices illustrated in FIG. 15C, such as stiffening layers, coupling layers, etc. The piezoelectric layer 1510 in device 1500B may comprise a non-piezoelectric material in certain embodiments. The design and tuning of the layers in the material stack may target particular applications and use in a PMUT mode or a CMUT mode. In CMUT mode, a device may be used as a sensitive pressure sensor, such as for fingerprint recognition, either to transmit or to receive ultrasonic signals. Other sensor capabilities are possible. It should be appreciated that device 1500C may also include an interior support (e.g., interior support 104 of PMUT device 100).


Some embodiments may comprise elements similar to device 1500C, which may be operated in either a PMUT mode or a CMUT mode, including being switchable between the two modes. In other embodiments, an array may include heterogeneous PMUT and CMUT elements similar to devices 1500A and 1500B that are compatible with the same manufacturing process. Some elements may be designed and tuned for performance in PMUT mode, while other elements may be designed and tuned for performance in CMUT mode. There may be embodiments for a fingerprint recognition application where it is preferable to transmit an ultrasonic signal in one mode and to detect its reflection or echo in a different mode. As understood in the art, there are multiple ways to design and tune the elements for particular performance, including size of array element, composition and thickness of material stack, elasticity of the diaphragm, and size and structure of the supports.



FIG. 16, which is a side cross-sectional view, depicts an embodiment of a dual-mode device 1600 that can be selectively operated both in CMUT and PMUT modes. The dual-mode device 1600 includes a piezoelectric layer 1610 positioned over a substrate 1640 to define a cavity 1630. In one embodiment, piezoelectric layer 1610 is attached to a surrounding edge support 1602. Edge support 1602 and substrate 1640 may be unitary (as shown) or separate components, in either case made of dielectric materials, such as silicon dioxide, silicon nitride or aluminum oxide that have electrical connections in the sides or in vias through edge support 1602. It should be appreciated that device 1600 may also include an interior support (e.g., interior support 104 of PMUT device 100).


The dual-mode device 1600 further includes a lower electrode 1606, disposed on a bottom surface of the piezoelectric layer 1610; the lower electrode 1606 may be considered to be equivalent to the lower electrode 106 depicted in FIGS. 1A-1B. The dual-mode device 1600 also includes an upper electrode 1608 disposed on a top surface of the piezoelectric layer 1610. The upper electrode 1608 may be considered to be equivalent to the upper electrode 108 depicted in FIGS. 1A-1B. In addition to the lower electrode 1606 and upper electrode 1608, the dual-mode device also includes a third electrode 1644, disposed on an upper surface of the substrate 1640 and spaced apart from the first, or lower, electrode 1606. The dual-mode device 1600 is seen to be essentially the same as device 1500C in FIG. 15C.


In the CMUT mode, the piezoelectric layer 1610 is actuated electrostatically by placing a potential difference across the air gap under the piezoelectric layer 1610, between electrodes 1608 and 1644. In this mode, electrode 1606 may be either at the same potential as electrode 1608 or floating. In an alternate embodiment, the CMUT mode is actuated electrostatically by placing a potential difference between electrodes 1606 and 1644. In this mode, electrode 1608 may be either at the same potential as electrode 1606 or floating.


In the PMUT mode, the piezoelectric layer 1610 is actuated piezoelectrically by placing a potential difference across the piezoelectric layer 1610, between electrodes 1606 and 1608. In this mode, electrode 1644 may be either at the same potential as electrode 1606 or floating.


An embodiment of a method for operating an array of PMUT/CMUT dual-mode devices 1600 in an active operational mode is shown in FIG. 17. In the method 1700, a CMUT mode is selected 1705 by placing an AC voltage between the first and third electrodes 1606, 1644, where the second electrode 1608 is either the same potential as the first electrode 1606 or floating. Or, a PMUT mode is selected 1710 by placing an AC voltage between the first and second electrodes 1606, 1608, where the third electrode 1644 is either the same potential as the second electrode 1608 or floating, causing the device to produce a flexural mode of motion in the membrane. Devices in the array are selectively switched 1715 between the PMUT mode and the CMUT mode, wherein sensing can occur in either of the two modes.



FIG. 18 illustrates several example array configurations. The size of an array element is one of the design parameters to tune. In an embodiment, array 1800 is substantially comprised of PMUT devices, such as the element 1810 at row 1, column C. In this illustration, only the diaphragm shape is illustrated for clarity. Instead of a generally square PMUT device as shown in FIGS. 1A-1B or the circular PMUT device as shown in the array of FIG. 5, PMUT device 1810 is generally hexagonal. Other shapes and sizes could be used.


Embedded within array 1800 are alternative devices. Alternative devices 1820, 1830, 1840 and 1850 may be selected from differently configured PMUT devices, SAW devices, and CMUT devices, provided the material stack is compatible with the manufacture of PMUT device 1710. In this connection, various combinations of PMUT, SAW, and CMUT devices may be formed and operated.


The four shapes illustrated in alternative devices 1820, 1830, 1840 and 1850 permit tuning based on diaphragm size. It is also possible that the shape of alternative devices match PMUT device 1810. The shape of alternative devices may be pertinent to other effects, such as frequency selectivity for a SAW device. In control electronics (not shown), it would be possible to drive the alternative devices without disruption of the grid format. Device 1820 could be driven with control electronics for row 6, column B. Device 1850, which is a small triangle, could have its control electronics associated with row 3, column I, while device 1840 could have its control electronics associated with row 5, column I.



FIG. 19 illustrates in partial cross section one embodiment of an integrated sensor 1800 formed by wafer bonding a substrate 1940 of a CMOS logic wafer 1960 and a MEMS wafer 1970 defining PMUT devices having a common edge support 1902. PMUT device 1900 has a membrane 1920 formed over a substrate 1940 to define cavity 1930. The membrane 1920, primarily composed of silicon etched along its periphery to form a relatively compliant section, is attached both to a surrounding edge support 1902. The membrane 1920 is formed from multiple layers, including a piezoelectric layer 1910. The sensor includes an interior pinning support 1904.


What has been described above includes examples of the subject disclosure. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the subject matter, but it is to be appreciated that many further combinations and permutations of the subject disclosure are possible. Accordingly, the claimed subject matter is intended to embrace all such alterations, modifications, and variations that fall within the spirit and scope of the appended claims.


In particular and in regard to the various functions performed by the above described components, devices, circuits, systems and the like, the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., a functional equivalent), even though not structurally equivalent to the disclosed structure, which performs the function in the herein illustrated exemplary aspects of the claimed subject matter.


The aforementioned systems and components have been described with respect to interaction between several components. It can be appreciated that such systems and components can include those components or specified sub-components, some of the specified components or sub-components, and/or additional components, and according to various permutations and combinations of the foregoing. Sub-components can also be implemented as components communicatively coupled to other components rather than included within parent components (hierarchical). Additionally, it should be noted that one or more components may be combined into a single component providing aggregate functionality or divided into several separate sub-components. Any components described herein may also interact with one or more other components not specifically described herein.


In addition, while a particular feature of the subject innovation may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application. Furthermore, to the extent that the terms “includes,” “including,” “has,” “contains,” variants thereof, and other similar words are used in either the detailed description or the claims, these terms are intended to be inclusive in a manner similar to the term “comprising” as an open transition word without precluding any additional or other elements.


Thus, the embodiments and examples set forth herein were presented in order to best explain various selected embodiments of the present invention and its particular application and to thereby enable those skilled in the art to make and use embodiments of the invention. However, those skilled in the art will recognize that the foregoing description and examples have been presented for the purposes of illustration and example only. The description as set forth is not intended to be exhaustive or to limit the embodiments of the invention to the precise form disclosed.

Claims
  • 1. A Piezoelectric Micromachined Ultrasonic Transducer (PMUT) device comprising: a substrate;an edge support structure connected to the substrate;a membrane connected to the edge support structure such that a cavity is defined between the membrane and the substrate, the membrane configured to allow movement at ultrasonic frequencies, the membrane comprising: a piezoelectric layer;an electrode coupled to a first side of the piezoelectric layer;a first pair of interdigitated electrodes coupled to a second side of the piezoelectric layer, the first side and the second side on opposite sides of the piezoelectric layer; anda second pair of interdigitated electrodes coupled to the second side of the piezoelectric layer; andwherein the PMUT is configured to operate in a Surface Acoustic Wave (SAW) mode.
  • 2. The PMUT device of claim 1, further comprising an interior support structure disposed within the cavity and connected to the substrate and the membrane.
  • 3. The PMUT device of claim 2, wherein the electrode extends into the cavity and defines an area between the edge support structure and the interior support structure.
  • 4. The PMUT device of claim 2, wherein at least one of the electrode, the first pair of interdigitated electrodes, and the second pair of interdigitated electrodes is electrically coupled through the interior support structure.
  • 5. The PMUT device of claim 1, the membrane further comprising: a mechanical support layer connected to the first pair of interdigitated electrodes and the second pair of interdigitated electrodes.
  • 6. The PMUT device of claim 1, wherein the piezoelectric layer defines a continuous layer.
  • 7. The PMUT device of claim 1, wherein the piezoelectric layer is a patterned layer.
  • 8. The PMUT device of claim 1, wherein the edge support structure is connected to an electric potential.
  • 9. The PMUT device of claim 1, wherein the substrate comprises a CMOS logic wafer.
  • 10. The PMUT device of claim 1, which is selectively switchable between the SAW mode and an ultrasonic mode.
  • 11. The PMUT device of claim 10, wherein in the SAW mode: a first interdigitated electrode of the first pair of interdigitated electrodes and a first interdigitated electrode of the second pair of interdigitated electrodes inject an AC voltage to generate a surface acoustic wave on the second side of the piezoelectric layer; anda second interdigitated electrode of the first pair of interdigitated electrodes and a second interdigitated electrode of the second pair of interdigitated electrodes receive the surface acoustic wave propagated on the second side and generate a voltage output based on the surface acoustic wave; andwherein in the ultrasonic mode, the first pair of interdigitated electrodes and the second pair of interdigitated electrodes are driven with a first potential and the electrode is driven with a second potential, causing the PMUT device to produce a flexural mode of motion in the membrane.
  • 12. The PMUT device of claim 11, wherein in the SAW mode the electrode is either ground or floating.
  • 13. An integrated MEMS array comprising: a plurality of MEMS Piezoelectric Micromachined Ultrasonic Transducers (PMUTs) for transmitting ultrasonic beams and receiving ultrasonic signals;wherein at least a portion of the PMUTs are operable in two modes: a surface acoustic wave (SAW) mode and an ultrasonic mode.
  • 14. The integrated MEMS array of claim 13, wherein the plurality of MEMS PMUT elements comprise a piezoelectric layer of a same material.
  • 15. The integrated MEMS array of claim 14, wherein the piezoelectric layer comprises aluminum nitride.
  • 16. The integrated MEMS array of claim 15, wherein each of the plurality of MEMS PMUT elements is defined by an active membrane having first shape and a first size, and at least one other element is defined by an active membrane having a second shape and a second size, the first shape and the second shape being different but related by proportionality of the first size and the second size so that the integrated MEMS array is contiguous.
  • 17. The integrated MEMS array of claim 16, wherein the first shape is selected from a circle, an oval, a square, a rectangle, a hexagon, an octagon, or a chevron.
  • 18. The integrated MEMS array of claim 14 wherein each PMUT of the portion of PMUTs operable in two modes comprises a membrane comprising the piezoelectric layer and comprising: an electrode coupled to a first side of the piezoelectric layer;a first pair of interdigitated electrodes coupled to a second side of the piezoelectric layer, the first side and the second side on opposite sides of the piezoelectric layer; anda second pair of interdigitated electrodes coupled to the second side of the piezoelectric layer;
  • 19. A method for operating an array of Piezoelectric Micromachined Ultrasonic Transducer (PMUT)/surface acoustic wave (SAW) dual-mode devices, each dual-mode device comprising a membrane comprising a piezoelectric layer, an electrode coupled to a first side of the piezoelectric layer, a first pair of interdigitated electrodes coupled to a second side of the piezoelectric layer, the first side and the second side on opposite sides of the piezoelectric layer, and a second pair of interdigitated electrodes coupled to the second side of the piezoelectric layer, the method comprising: selecting a SAW mode by placing an AC voltage on a first interdigitated electrode of the first pair of interdigitated electrodes and a first interdigitated electrode of the second pair of interdigitated electrodes to generate a surface acoustic wave on the second side of the piezoelectric layer; orselecting a PMUT mode by driving the first pair of interdigitated electrodes and the second pair of interdigitated electrodes with a first potential and driving the electrode with a second potential, causing the PMUT device to produce a flexural mode of motion in the membrane; andselectively switching between the PMUT mode and the SAW mode, wherein sensing can occur in either of the PMUT mode and the SAW mode.
  • 20. The method of claim 19, wherein the array comprises heterogeneous elements in which some elements are configured for performance in the PMUT mode and other elements are configured for performance in the SAW mode.
RELATED APPLICATIONS

This application claims priority to, is a continuation of, and claims the benefit of co-pending U.S. non-provisional patent application Ser. No. 15/419,835, filed on Jan. 30, 2017, entitled “SUPPLEMENTAL SENSOR MODES AND SYSTEMS FOR ULTRASONIC TRANSDUCERS,” by Apte et al., and assigned to the assignee of the present application, which is herein incorporated by reference in its entirety. U.S. non-provisional patent application Ser. No. 15/419,835 claims priority to and the benefit of then U.S. Patent Provisional Patent Application 62/334,413, filed on May 10, 2016, entitled “SUPPLEMENTAL SENSOR MODES AND SYSTEMS FOR ULTRASONIC TRANSDUCERS,” by Mike Daneman, and assigned to the assignee of the present application, which is incorporated herein by reference in its entirety.

US Referenced Citations (322)
Number Name Date Kind
4880012 Sato Nov 1989 A
5575286 Weng et al. Nov 1996 A
5680863 Hossack et al. Oct 1997 A
5684243 Gururaja et al. Nov 1997 A
5808967 Yu et al. Sep 1998 A
5867302 Fleming Feb 1999 A
5911692 Hussain et al. Jun 1999 A
6071239 Cribbs et al. Jun 2000 A
6104673 Cole et al. Aug 2000 A
6289112 Jain et al. Sep 2001 B1
6292576 Brownlee Sep 2001 B1
6350652 Libera et al. Feb 2002 B1
6428477 Mason Aug 2002 B1
6483932 Martinez et al. Nov 2002 B1
6500120 Anthony Dec 2002 B1
6676602 Barnes et al. Jan 2004 B1
6679844 Loftman et al. Jan 2004 B2
6736779 Sano et al. May 2004 B1
7067962 Scott Jun 2006 B2
7109642 Scott Sep 2006 B2
7243547 Cobianu et al. Jul 2007 B2
7257241 Lo Aug 2007 B2
7400750 Nam Jul 2008 B2
7433034 Huang Oct 2008 B1
7459836 Scott Dec 2008 B2
7471034 Schlote-Holubek et al. Dec 2008 B2
7489066 Scott et al. Feb 2009 B2
7634117 Cho Dec 2009 B2
7739912 Schneider et al. Jun 2010 B2
8018010 Tigli et al. Sep 2011 B2
8139827 Schneider et al. Mar 2012 B2
8255698 Li et al. Aug 2012 B2
8311514 Bandyopadhyay et al. Nov 2012 B2
8335356 Schmitt Dec 2012 B2
8433110 Kropp et al. Apr 2013 B2
8508103 Schmitt et al. Aug 2013 B2
8515135 Clarke et al. Aug 2013 B2
8666126 Lee et al. Mar 2014 B2
8703040 Liufu et al. Apr 2014 B2
8723399 Sammoura et al. May 2014 B2
8805031 Schmitt Aug 2014 B2
9056082 Liautaud et al. Jun 2015 B2
9070861 Bibl et al. Jun 2015 B2
9224030 Du et al. Dec 2015 B2
9245165 Slaby et al. Jan 2016 B2
9424456 Kamath Koteshwara et al. Aug 2016 B1
9572549 Belevich et al. Feb 2017 B2
9582102 Setlak Feb 2017 B2
9582705 Du et al. Feb 2017 B2
9607203 Yazdandoost et al. Mar 2017 B1
9607206 Schmitt et al. Mar 2017 B2
9613246 Gozzini et al. Apr 2017 B1
9618405 Liu et al. Apr 2017 B2
9665763 Du et al. May 2017 B2
9747488 Yazdandoost et al. Aug 2017 B2
9785819 Oreifej Oct 2017 B1
9815087 Ganti et al. Nov 2017 B2
9817108 Kuo et al. Nov 2017 B2
9818020 Schuckers et al. Nov 2017 B2
9881195 Lee et al. Jan 2018 B2
9881198 Lee et al. Jan 2018 B2
9898640 Ghavanini Feb 2018 B2
9904836 Yeke Yazdandoost et al. Feb 2018 B2
9909225 Lee et al. Mar 2018 B2
9922235 Cho et al. Mar 2018 B2
9933319 Li et al. Apr 2018 B2
9934371 Hong et al. Apr 2018 B2
9939972 Shepelev et al. Apr 2018 B2
9953205 Rasmussen et al. Apr 2018 B1
9959444 Young et al. May 2018 B2
9967100 Hong et al. May 2018 B2
9983656 Merrell et al. May 2018 B2
9984271 King et al. May 2018 B1
10006824 Tsai et al. Jun 2018 B2
10275638 Yousefpor et al. Apr 2019 B1
10315222 Salvia et al. Jun 2019 B2
10322929 Soundara Pandian et al. Jun 2019 B2
10325915 Salvia et al. Jun 2019 B2
10387704 Dagan et al. Aug 2019 B2
10445547 Tsai Oct 2019 B2
10461124 Berger et al. Oct 2019 B2
10478858 Lasiter et al. Nov 2019 B2
10488274 Li et al. Nov 2019 B2
10497747 Tsai et al. Dec 2019 B2
10515255 Strohmann et al. Dec 2019 B2
10539539 Garlepp et al. Jan 2020 B2
10600403 Garlepp et al. Mar 2020 B2
10656255 Ng et al. May 2020 B2
10670716 Apte et al. Jun 2020 B2
10706835 Garlepp et al. Jul 2020 B2
10726231 Tsai et al. Jul 2020 B2
10755067 De Foras et al. Aug 2020 B2
11107858 Berger et al. Aug 2021 B2
20010016686 Okada et al. Aug 2001 A1
20020062086 Miele et al. May 2002 A1
20020135273 Mauchamp et al. Sep 2002 A1
20030013955 Poland Jan 2003 A1
20040085858 Khuri-Yakub et al. May 2004 A1
20040122316 Satoh et al. Jun 2004 A1
20040174773 Thomenius et al. Sep 2004 A1
20050023937 Sashida et al. Feb 2005 A1
20050057284 Wodnicki Mar 2005 A1
20050100200 Abiko et al. May 2005 A1
20050110071 Ema et al. May 2005 A1
20050146240 Smith et al. Jul 2005 A1
20050148132 Wodnicki et al. Jul 2005 A1
20050162040 Robert Jul 2005 A1
20060052697 Hossack et al. Mar 2006 A1
20060079777 Karasawa Apr 2006 A1
20060210130 Germond-Rouet et al. Sep 2006 A1
20060230605 Schlote-Holubek et al. Oct 2006 A1
20060280346 Machida Dec 2006 A1
20070046396 Huang Mar 2007 A1
20070047785 Jang et al. Mar 2007 A1
20070073135 Lee et al. Mar 2007 A1
20070202252 Sasaki Aug 2007 A1
20070215964 Khuri-Yakub et al. Sep 2007 A1
20070223791 Shinzaki Sep 2007 A1
20070230754 Jain et al. Oct 2007 A1
20080125660 Yao et al. May 2008 A1
20080146938 Hazard et al. Jun 2008 A1
20080150032 Tanaka Jun 2008 A1
20080194053 Huang Aug 2008 A1
20080240523 Benkley et al. Oct 2008 A1
20090005684 Kristoffersen et al. Jan 2009 A1
20090163805 Sunagawa et al. Jun 2009 A1
20090182237 Angelsen et al. Jul 2009 A1
20090232367 Shinzaki Sep 2009 A1
20090274343 Clarke Nov 2009 A1
20090303838 Svet Dec 2009 A1
20100030076 Vortman et al. Feb 2010 A1
20100046810 Yamada Feb 2010 A1
20100063391 Kanai et al. Mar 2010 A1
20100113952 Raguin et al. May 2010 A1
20100168583 Dausch et al. Jul 2010 A1
20100195851 Buccafusca Aug 2010 A1
20100201222 Adachi et al. Aug 2010 A1
20100202254 Roest et al. Aug 2010 A1
20100239751 Regniere Sep 2010 A1
20100251824 Schneider et al. Oct 2010 A1
20100256498 Tanaka Oct 2010 A1
20100278008 Ammar Nov 2010 A1
20110285244 Lewis et al. Nov 2011 A1
20110291207 Martin et al. Dec 2011 A1
20120016604 Irving et al. Jan 2012 A1
20120092026 Liautaud et al. Apr 2012 A1
20120095335 Sverdlik et al. Apr 2012 A1
20120095344 Kristoffersen et al. Apr 2012 A1
20120095347 Adam et al. Apr 2012 A1
20120147698 Wong et al. Jun 2012 A1
20120179044 Chiang et al. Jul 2012 A1
20120224041 Monden Sep 2012 A1
20120232396 Tanabe Sep 2012 A1
20120238876 Tanabe et al. Sep 2012 A1
20120263355 Monden Oct 2012 A1
20120279865 Regniere et al. Nov 2012 A1
20120288641 Diatezua et al. Nov 2012 A1
20120300988 Ivanov et al. Nov 2012 A1
20130051179 Hong Feb 2013 A1
20130064043 Degertekin et al. Mar 2013 A1
20130127297 Bautista et al. May 2013 A1
20130127592 Fyke et al. May 2013 A1
20130133428 Lee et al. May 2013 A1
20130201134 Schneider et al. Aug 2013 A1
20130271628 Ku et al. Oct 2013 A1
20130294201 Hajati Nov 2013 A1
20130294202 Hajati Nov 2013 A1
20140003679 Han et al. Jan 2014 A1
20140060196 Falter et al. Mar 2014 A1
20140117812 Hajati May 2014 A1
20140176332 Alameh et al. Jun 2014 A1
20140208853 Onishi et al. Jul 2014 A1
20140219521 Schmitt et al. Aug 2014 A1
20140232241 Hajati Aug 2014 A1
20140265721 Robinson et al. Sep 2014 A1
20140294262 Schuckers et al. Oct 2014 A1
20140313007 Harding Oct 2014 A1
20140355387 Kitchens et al. Dec 2014 A1
20150036065 Yousefpor et al. Feb 2015 A1
20150049590 Rowe et al. Feb 2015 A1
20150087991 Chen et al. Mar 2015 A1
20150097468 Hajati et al. Apr 2015 A1
20150105663 Kiyose et al. Apr 2015 A1
20150145374 Xu et al. May 2015 A1
20150164473 Kim et al. Jun 2015 A1
20150165479 Lasiter et al. Jun 2015 A1
20150169136 Ganti et al. Jun 2015 A1
20150189136 Chung et al. Jul 2015 A1
20150198699 Kuo et al. Jul 2015 A1
20150206738 Rastegar Jul 2015 A1
20150213180 Herberholz Jul 2015 A1
20150220767 Yoon et al. Aug 2015 A1
20150241393 Ganti et al. Aug 2015 A1
20150261261 Bhagavatula et al. Sep 2015 A1
20150286312 Kang et al. Oct 2015 A1
20150301653 Urushi Oct 2015 A1
20150324569 Hong et al. Nov 2015 A1
20150345987 Hajati Dec 2015 A1
20150357375 Tsai et al. Dec 2015 A1
20150358740 Tsai et al. Dec 2015 A1
20150362589 Tsai Dec 2015 A1
20150371398 Qiao et al. Dec 2015 A1
20160041047 Liu et al. Feb 2016 A1
20160051225 Kim et al. Feb 2016 A1
20160063294 Du et al. Mar 2016 A1
20160063300 Du et al. Mar 2016 A1
20160070967 Du et al. Mar 2016 A1
20160070968 Gu et al. Mar 2016 A1
20160086010 Merrell et al. Mar 2016 A1
20160091378 Tsai et al. Mar 2016 A1
20160092715 Yazdandoost et al. Mar 2016 A1
20160092716 Yazdandoost et al. Mar 2016 A1
20160100822 Kim et al. Apr 2016 A1
20160107194 Panchawagh et al. Apr 2016 A1
20160117541 Lu et al. Apr 2016 A1
20160180142 Riddle et al. Jun 2016 A1
20160296975 Lukacs et al. Oct 2016 A1
20160299014 Li et al. Oct 2016 A1
20160326477 Fernandez-Alcon et al. Nov 2016 A1
20160350573 Kitchens et al. Dec 2016 A1
20160358003 Shen et al. Dec 2016 A1
20170004346 Kim et al. Jan 2017 A1
20170004352 Jonsson et al. Jan 2017 A1
20170330552 Garlepp et al. Jan 2017 A1
20170032485 Vemury Feb 2017 A1
20170059380 Li et al. Mar 2017 A1
20170075700 Abudi et al. Mar 2017 A1
20170076132 Sezan et al. Mar 2017 A1
20170100091 Eigil et al. Apr 2017 A1
20170110504 Panchawagh et al. Apr 2017 A1
20170119343 Pintoffl May 2017 A1
20170124374 Rowe et al. May 2017 A1
20170168543 Dai et al. Jun 2017 A1
20170185821 Chen et al. Jun 2017 A1
20170194934 Shelton et al. Jul 2017 A1
20170200054 Du et al. Jul 2017 A1
20170219536 Koch et al. Aug 2017 A1
20170231534 Agassy et al. Aug 2017 A1
20170243049 Dong Aug 2017 A1
20170255338 Medina et al. Sep 2017 A1
20170293791 Mainguet et al. Oct 2017 A1
20170316243 Ghavanini Nov 2017 A1
20170316248 He et al. Nov 2017 A1
20170322290 Ng Nov 2017 A1
20170322291 Salvia et al. Nov 2017 A1
20170322292 Salvia et al. Nov 2017 A1
20170322305 Apte et al. Nov 2017 A1
20170323133 Tsai Nov 2017 A1
20170325081 Chrisikos et al. Nov 2017 A1
20170326590 Daneman Nov 2017 A1
20170326591 Apte et al. Nov 2017 A1
20170326593 Garlepp et al. Nov 2017 A1
20170326594 Berger et al. Nov 2017 A1
20170328866 Apte et al. Nov 2017 A1
20170328870 Garlepp et al. Nov 2017 A1
20170330012 Salvia et al. Nov 2017 A1
20170330553 Garlepp et al. Nov 2017 A1
20170344782 Andersson Nov 2017 A1
20170357839 Yazdandoost et al. Dec 2017 A1
20180025202 Ryshtun et al. Jan 2018 A1
20180032788 Krenzer et al. Feb 2018 A1
20180101711 D'Souza et al. Apr 2018 A1
20180107852 Fenrich et al. Apr 2018 A1
20180107854 Tsai et al. Apr 2018 A1
20180129849 Strohmann et al. May 2018 A1
20180129857 Bonev May 2018 A1
20180150679 Kim et al. May 2018 A1
20180178251 Foncellino et al. Jun 2018 A1
20180206820 Anand et al. Jul 2018 A1
20180217008 Li et al. Aug 2018 A1
20180225495 Jonsson et al. Aug 2018 A1
20180229267 Ono et al. Aug 2018 A1
20180268232 Kim et al. Sep 2018 A1
20180276443 Strohmann et al. Sep 2018 A1
20180276672 Breed et al. Sep 2018 A1
20180329560 Kim et al. Nov 2018 A1
20180341799 Schwartz et al. Nov 2018 A1
20180349663 Garlepp et al. Dec 2018 A1
20180357457 Rasmussen et al. Dec 2018 A1
20180369866 Sammoura et al. Dec 2018 A1
20180373913 Panchawagh et al. Dec 2018 A1
20190005300 Garlepp et al. Jan 2019 A1
20190012673 Chakraborty et al. Jan 2019 A1
20190018123 Narasimha-Iyer et al. Jan 2019 A1
20190043920 Berger et al. Feb 2019 A1
20190046263 Hayashida et al. Feb 2019 A1
20190057267 Kitchens et al. Feb 2019 A1
20190073507 D'Souza et al. Mar 2019 A1
20190087632 Raguin et al. Mar 2019 A1
20190095015 Han et al. Mar 2019 A1
20190102046 Miranto et al. Apr 2019 A1
20190130083 Agassy et al. May 2019 A1
20190171858 Ataya et al. Jun 2019 A1
20190175035 Van Der Horst et al. Jun 2019 A1
20190188441 Hall et al. Jun 2019 A1
20190188442 Flament et al. Jun 2019 A1
20190247887 Salvia et al. Aug 2019 A1
20190311177 Joo et al. Oct 2019 A1
20190325185 Tang Oct 2019 A1
20190340455 Jung et al. Nov 2019 A1
20190370518 Maor et al. Dec 2019 A1
20200030850 Apte et al. Jan 2020 A1
20200050816 Tsai Feb 2020 A1
20200050817 Salvia et al. Feb 2020 A1
20200050820 Tatsun et al. Feb 2020 A1
20200050828 Li et al. Feb 2020 A1
20200074135 Garlepp et al. Mar 2020 A1
20200111834 Tsai et al. Apr 2020 A1
20200125710 Andersson et al. Apr 2020 A1
20200147644 Chang May 2020 A1
20200158694 Garlepp et al. May 2020 A1
20200175143 Lee et al. Jun 2020 A1
20200194495 Berger et al. Jun 2020 A1
20200210666 Flament Jul 2020 A1
20200250393 Tsai et al. Aug 2020 A1
20200285882 Skovgaard Christensen et al. Sep 2020 A1
20200302140 Lu et al. Sep 2020 A1
20200342203 Lin et al. Oct 2020 A1
20200355824 Apte et al. Nov 2020 A1
20200400800 Ng et al. Dec 2020 A1
20200410070 Strohmann Dec 2020 A1
20200410193 Wu Dec 2020 A1
Foreign Referenced Citations (45)
Number Date Country
1826631 Aug 2006 CN
101192644 Jun 2008 CN
102159334 Aug 2011 CN
105264542 Jan 2016 CN
105378756 Mar 2016 CN
106458575 Jul 2018 CN
109196671 Jan 2019 CN
109255323 Jan 2019 CN
1214909 Jun 2002 EP
2884301 Jun 2015 EP
3086261 Oct 2016 EP
1534140 Jan 2019 EP
3292508 Dec 2020 EP
3757884 Dec 2020 EP
2011040467 Feb 2011 JP
201531701 Aug 2015 TW
2009096576 Aug 2009 WO
2009137106 Nov 2009 WO
2014035564 Mar 2014 WO
2015009635 Jan 2015 WO
2015112453 Jul 2015 WO
2015120132 Aug 2015 WO
2015131083 Sep 2015 WO
2015134816 Sep 2015 WO
2015183945 Dec 2015 WO
2016007250 Jan 2016 WO
2016011172 Jan 2016 WO
2016022439 Feb 2016 WO
2016040333 Mar 2016 WO
2016053587 Apr 2016 WO
2016061406 Apr 2016 WO
2016061410 Apr 2016 WO
2017003848 Jan 2017 WO
2017053877 Mar 2017 WO
2017192890 Nov 2017 WO
2017192895 Nov 2017 WO
2017192899 Nov 2017 WO
2017196678 Nov 2017 WO
2017196681 Nov 2017 WO
2017196682 Nov 2017 WO
2017192903 Dec 2017 WO
2018148332 Aug 2018 WO
2019005487 Jan 2019 WO
2019164721 Aug 2019 WO
2020081182 Apr 2020 WO
Non-Patent Literature Citations (62)
Entry
Tang, et al., “Pulse-Echo Ultrasonic Fingerprint Sensor on a Chip”, IEEE Transducers, Anchorage, Alaska, USA, Jun. 21-25, 2015, pp. 674-677.
ISA/EP, Partial International Search Report for International Application No. PCT/US2019/034032, 8 pages, dated Sep. 12, 2019, 8.
ISA/EP, International Search Report and Written Opinion for International Application # PCT/US2018/063431, pp. 1-15, dated Feb. 5, 2019.
ISA/EP, International Search Report and Written Opinion for International Application # PCT/US2019/015020, pp. 1-23, dated Jul. 1, 2019.
ISA/EP, International Search Report and Written Opinion for International Application # PCT/US2019/023440, pp. 1-10, dated Jun. 4, 2019.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031120, 12 pages, dated Aug. 29, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031120, 13 pages, dated Sep. 1, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031134, 12 pages, dated Aug. 30, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031140, 18 pages, dated Nov. 2, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031421 13 pages, dated Jun. 21, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031426 13 pages, dated Jun. 22, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031431, 14 pages, dated Aug. 1, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031434, 13 pages, dated Jun. 26, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031439, 10 pages, dated Jun. 20, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031824, 18 pages, dated Sep. 22, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031827, 16 pages, dated Aug. 1, 2017.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2017/031831, 12 pages, dated Jul. 21, 2017.
ISA/EP, International Search Report for International Application No. PCT/US2017/031826, 16 pages, dated Feb. 27, 2018.
ISA/EP, Partial International Search Report for International Application No. PCT/US2017/031140, 13 pages, dated Aug. 29, 2017.
ISA/EP, Partial International Search Report for International Application No. PCT/US2017/031823, 12 pages, dated Nov. 30, 2017.
“Moving Average Filters”, Waybackmachine XP05547422, Retrieved from the Internet: URL:https://web.archive.org/web/20170809081353/https//www.analog.com/media/en/technical-documentation/dsp-book/dsp_book_Ch15.pdf—[retrieved on Jan. 24, 2019], Aug. 9, 2017, 1-8.
“Receiver Thermal Noise Threshold”, Fisher Telecommunication Services, Satellite Communications. Retrieved from the Internet: URL:https://web.archive.org/web/20171027075705/http//www.fishercom.xyz:80/satellite-communications/receiver-thermal-noise-threshold.html, Oct. 27, 2017, 3.
“Sleep Mode”, Wikipedia, Retrieved from the Internet: URL:https://web.archive.org/web/20170908153323/https://en.wikipedia.org/wiki/Sleep_mode [retrieved on Jan. 25, 2019], Sep. 8, 2017, 1-3.
“TMS320C5515 Fingerprint Development Kit (FDK) Hardware Guide”, Texas Instruments, Literature No. SPRUFX3, XP055547651, Apr. 2010, 1-26.
“ZTE V7 MAX. 5,5″ smartphone on MediaTeck Helio P10 cpu; Published on Apr. 20, 2016; https://www.youtube.com/watch?v=ncNCbpkGQzU (Year: 2016)”.
Cappelli, et al., “Fingerprint Image Reconstruction from Standard Templates”, IEEE Transactions on Pattern Analysis and Machine Intelligence, IEEE Computer Society, vol. 29, No. 9, Sep. 2007, 1489-1503.
Dausch, et al., “Theory and Operation of 2-D Array Piezoelectric Micromachined Ultrasound Transducers”, IEEE Transactions on Ultrasonics, and Frequency Control, vol. 55, No. 11;, Nov. 2008, 2484-2492.
Feng, et al., “Fingerprint Reconstruction: From Minutiae to Phase”, IEEE Transactions on Pattern Analysis and Machine Intelligence, IEEE Computer Society, vol. 33, No. 2, Feb. 2011, 209-223.
Hopcroft, et al., “Temperature Compensation of a MEMS Resonator Using Quality Factor as a Thermometer”, Retrieved from Internet: http://micromachine.stanford.edu/˜amanu/linked/MAH_MEMS2006.pdf, 2006, 222-225.
Hopcroft, et al., “Using the temperature dependence of resonator quality factor as a thermometer”, Applied Physics Letters 91. Retrieved from Internet: http://micromachine.stanford.edu/˜hopcroft/Publications/Hopcroft_QT_ApplPhysLett_91_013505.pdf, 2007, 013505-1-031505-3.
Kumar, et al., “Towards Contactless, Low-Cost and Accurate 3D Fingerprint Identification”, IEEE Transactions on Pattern Analysis and Machine Intelligence, IEEE Computer Society, vol. 37, No. 3, Mar. 2015, 681-696.
Lee, et al., “Low jitter and temperature stable MEMS oscillators”, Frequency Control Symposium (FCS), 2012 IEEE International, May 2012, 1-5.
Li, et al., “Capacitive micromachined ultrasonic transducer for ultra-low pressure measurement: Theoretical study”, AIP Advances 5.12. Retrieved from Internet: http://scitation.aip.org/content/aip/journal/adva/5/12/10.1063/1.4939217, 2015, 127231.
Pang, et al., “Extracting Valley-Ridge Lines from Point-Cloud-Based 3D Fingerprint Models”, IEEE Computer Graphics and Applications, IEEE Service Center, New York, vol. 33, No. 4, Jul./Aug. 2013, 73-81.
Papageorgiou, et al., “Self-Calibration of Ultrasonic Transducers in an Intelligent Data Acquisition System”, International Scientific Journal of Computing, 2003, vol. 2, Issue 2 Retrieved Online: URL: https://scholar.google.com/scholar?q=self-calibration+of+ultrasonic+transducers+in+an+intelligent+data+acquisition+system&hl=en&as_sdt=0&as_vis=1&oi=scholart, 2003, 9-15.
Qiu, et al., “Piezoelectric Micromachined Ultrasound Transducer (PMUT) Arrays for Integrated Sensing, Actuation and Imaging”, Sensors 15, doi:10.3390/s150408020, Apr. 3, 2015, 8020-8041.
Ross, et al., “From Template to Image: Reconstructing Fingerprints from Minutiae Points”, IEEE Transactions on Pattern Analysis and Machine Intelligence, IEEE Computer Society, vol. 29, No. 4, Apr. 2007, 544-560.
Rozen, et al., “Air-Coupled Aluminum Nitride Piezoelectric Micromachined Ultrasonic Transducers at 0.3 MHZ to 0.9 MHZ”, 2015 28th IEEE International Conference on Micro Electro Mechanical Systems (MEMS), IEEE, Jan. 18, 2015, 921-924.
Savoia, et al., “Design and Fabrication of a cMUT Probe for Ultrasound Imaging of Fingerprints”, 2010 IEEE International Ultrasonics Symposium Proceedings, Oct. 2010, 1877-1880.
Shen, et al., “Anisotropic Complementary Acoustic Metamaterial for Canceling out Aberrating Layers”, American Physical Society, Physical Review X 4.4: 041033., Nov. 19, 2014, 041033-1-041033-7.
Thakar, et al., “Multi-resonator approach to eliminating the temperature dependence of silicon-based timing references”, Hilton Head'14. Retrieved from the Internet: http://blog.narotama.ac.id/wp-content/uploads/2014/12/Multi-resonator-approach-to-eliminating-the-temperature-dependance-of-silicon-based-timing-references.pdf, 2014, 415-418.
Zhou, et al., “Partial Fingerprint Reconstruction with Improved Smooth Extension”, Network and System Security, Springer Berlin Heidelberg, Jun. 3, 2013, 756-762.
EP Office Action, for Application 17724184.1, dated Oct. 12, 2021, 6 pages.
EP Office Action, for Application 17725017.2 dated Feb. 25, 2022, 7 pages.
EP Office Action, dated Oct. 9, 2021, 6 pages.
European Patent Office, Office Action, App 17725018, pp. 5, dated Oct. 25, 2021.
European Patent Office, Office Action, App 17725020.6, pp. 4, dated Oct. 25, 2021.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2018/037364, 10 pages, dated Sep. 3, 2018.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2019061516, 14 pages, dated Mar. 12, 2020.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2020/033854, 16 pages, dated Nov. 3, 2020.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2020/039208, 10 pages, dated Oct. 9, 2020.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2020/039452, 11 pages, dated Sep. 9, 2020.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2020/042427, 18 pages, dated Dec. 14, 2020.
ISA/EP, International Search Report and Written Opinion for International Application No. PCT/US2021/021412, 12 pages, dated Jun. 9, 2021.
ISA/EP, Partial Search Report and Provisional Opinion for International Application No. PCT/US2020/042427, 13 pages, dated Oct. 26, 2020.
ISA/EP, Partial Search Report for International Application No. PCT/US2020/033854, 10 pages, dated Sep. 8, 2020.
Office Action for CN App No. 201780029016.7 dated Mar. 24, 2020, 7 pages.
Office Action for CN App No. 201780029016.7 dated Sep. 25, 2020, 7 pages.
Taiwan Application No. 106114623, 1st Office Action, dated Aug. 5, 2021, pp. 1-8.
Jiang, et al., “Ultrasonic Fingerprint Sensor with Transmit Beamforming Based on a PMUT Array Bonded to CMOS Circuitry”, IEEE Transactions on Ultrasonics Ferroelectrics and Frequency Control, Jan. 1, 2017, 1-9.
Tang, et al., “11.2 3D Ultrasonic Fingerprint Sensor-on-a-Chip”, 2016 IEEE International Solid-State Circuits Conference, IEEE, Jan. 31, 2016, 202-203.
Tang, et al., “Pulse-echo ultrasonic fingerprint sensor on a chip”, 2015 Transducers, 2015 18th International Conference on Solid-State Sensors, Actuators and Microsystems, Apr. 1, 2015, 674-677.
Related Publications (1)
Number Date Country
20200030850 A1 Jan 2020 US
Provisional Applications (1)
Number Date Country
62334413 May 2016 US
Continuations (1)
Number Date Country
Parent 15419835 Jan 2017 US
Child 16592618 US