Many systems have replaceable components that are integral to the functioning of the system. The replaceable components are often devices that contain consumable material that is depleted with each use of the system. Such systems may include, for example, cell phones that use replaceable batteries, medical systems that dispense medicine from replaceable supply devices, printing systems that dispense fluids (e.g., ink) or toners from replaceable supply cartridges, and so on. Verifying that a replaceable supply device is an authentic device from a legitimate manufacturer can help a system user avoid problems associated with the unintended use of a defective and/or counterfeit device.
The present embodiments will now be described, by way of example, with reference to the accompanying drawings, in which:
Throughout the drawings, identical reference numbers designate similar, but not necessarily identical, elements.
Overview
As noted above, verifying the authenticity of replaceable supply devices for use in certain systems can help system users avoid problems associated with the unintended use of defective and/or counterfeit devices. For example, in printing systems that employ consumable toner or ink cartridges, inadvertently replacing the cartridges with counterfeit cartridges can result in various problems ranging from poor quality printouts to leaky cartridges that can damage the printing system.
Prior methods of authenticating a replaceable device have included employing strong authentication that involves the use of a secret key known to a smart card or secure microcontroller on the replaceable device (e.g., consumable ink/toner cartridge) and the host device (e.g., printer). If the replaceable device can provide a response to a challenge issued by the host that proves it contains an appropriate key, the host will deduce that the device is of original manufacture, and then authenticate the device. One weakness with this method of authentication is that it relies on the ability of the system to preserve the secret key. If an attacker can recover a key or keys from either the host or the replaceable device, it can store the stolen key(s) in a smart card or microcontroller, enabling it to then create replaceable devices that will respond to challenges as if those devices were authentic devices from the original manufacturer. Typically, once the key(s) is compromised, the challenge response and other functionality of a non-authentic (i.e., counterfeit) replaceable device can be simulated with firmware running on an inexpensive, standard microcontroller.
Authentication systems and supply authentication processes are disclosed herein that provide for robust authentication of replaceable system devices, in general, through a timing challenge response. A host, such as a printer, issues a cryptographic timing challenge to a secure microcontroller affixed to a replaceable device, such as a consumable ink or toner cartridge. The challenge requests that the consumable device (i.e., the microcontroller on the consumable device) perform a number of mathematical operations based on data supplied by the host/printer. The printer monitors the amount of time it takes for the consumable device to complete the task, and independently verifies the response provided by the device. If the response and the time elapsed while computing the response both meet the expectations of the printer, the printer will conclude that the device is an authentic device. If either the response, or the time elapsed while computing the response (or both), does not meet the expectations of the printer, the printer will conclude that the device is not an authentic device.
The mathematical operations from the challenge are performed within the microcontroller of the consumable device by dedicated hardware logic specifically designed for such operations. The dedicated logic is capable of achieving the challenge response by performing the mathematical calculations significantly faster than could otherwise be achieved by a standard microcontroller executing firmware. Thus, a non-authentic/counterfeit replaceable device in which a microcontroller contains stolen key(s), may be capable of achieving a correct challenge response. However, such a counterfeit device is not capable of achieving the challenge response within a time frame expected by the host device.
In an example implementation, a print supply cartridge includes a microcontroller to receive a timing challenge and enable authentication of the cartridge by providing a challenge response in a challenge response time that falls within an expected time window. In another implementation, the cartridge further includes dedicated hardware logic on the microcontroller to perform a mathematical calculation in response to the timing challenge. Performing the mathematical calculation yields the challenge response within the expected time window.
In another example implementation, a replaceable supply device includes a microcontroller. The microcontroller is to derive a session key with a host device, and to receive a time-dependent challenge from the host device that specifies a random seed, the session key, and a calculation cycle. The replaceable device further includes dedicated logic within the microcontroller to perform a challenge calculation a number of times equal to the calculation cycle, wherein a first calculation uses the random seed and session key to produce an output, and each subsequent calculation uses an output of a preceding calculation.
In another example implementation, an authentication system includes a host device, a controller integrated into the host device, and an authentication algorithm executable on the controller to issue a cryptographic timing challenge and to authenticate the supply device when the supply device provides a challenge response in a challenge response time that falls within an expected time window.
In another example implementation, an authentication system includes a printer that has a controller and a memory. The authentication system also includes an authentication algorithm stored in the memory and executable on the controller to issue a cryptographic timing challenge and to authenticate a print supply cartridge when the cartridge provides a challenge response corresponding to an expected response within an expected time window.
In another example implementation, a non-transitory processor-readable medium stores code representing instructions that when executed by a processor cause the processor to recognize a supply device, and issue a cryptographic timing challenge to the supply device. The timing challenge requests a mathematical calculation to be performed on data that includes a session key, a random seed, and a calculation count. The instructions further cause the processor to receive a challenge response in a challenge response time from the supply device, and to authenticate the supply device when the challenge response matches an expected response and the challenge response time falls within an expected time window.
Example Implementations
In general, upon power up of the host device 102, the host device 102 and supply device 104 establish secure communications through standard cryptographic techniques using standard cryptographic algorithms 118. For example, executing a cryptographic algorithm 118 (i.e., on processor 108), host device 102 can request the unique ID 120 of the supply device 104 and determine the device's “base key” 122 through a cryptographic relation. Using the base key 122, the host device and supply device can derive a secret “session key” 124 enabling secure communication for a current communication exchange. The host device 102 determines the base key 122 in this manner each time it is powered up, and each time a new supply device 104 is installed. The base key 122 remains the same and does not change. However, a new and different session key 124 is derived each time a communication exchange is made between the host device 102 and supply device 104.
In one implementation, memory 110 includes an authentication algorithm 126 executable on processor 108 of controller 106 to determine the authenticity of the replaceable supply device 104. The supply device 104 is determined to be authentic when it responds correctly to a cryptographic timing challenge 128 issued by the authentication algorithm 126, and when its response 130 to the challenge is completed within an expected window of time. Thus, a supply device 104 whose challenge response 130 value is correct, but whose challenge response time 131 does not fall within an expected window of time, is determined to not be authentic. Likewise, a supply device 104 whose challenge response time 131 falls within an expected window of time but whose challenge response 130 value is incorrect, is determined to not be authentic. The authenticity of the supply device 104, therefore, depends on it providing a correct response 130 to a cryptographic timing challenge 128 in a challenge response time 131 (i.e., the time it takes to provide the response 130) that falls within an expected window of time.
The cryptographic timing challenge 128 issued by the authentication algorithm 126 on host device 102 comprises a request to perform a specific mathematical calculation incorporating certain challenge parameters. The mathematical calculation is to be performed a particular number of times. The cryptographic timing challenge 128 includes or is accompanied by these challenge parameters, which include the derived session key, a random seed number generated on the host device 102 by controller 106, and a calculation count or cycle that indicates the number of times the calculation is to be performed. The mathematical calculation uses the session key and begins with an operation on the random seed number. The result or output of each calculation is repeatedly fed back into the next calculation until the calculation count has been reached. The last result or output of the mathematical calculation provides the challenge response 130, which will have been achieved or calculated in a particular challenge response time 131. The challenge response time 131 is measured by the authentication algorithm 126, for example, by starting a timing sequence when the challenge is issued, and stopping the timing sequence once the supply device 104 completes and returns the challenge response 130 to the host device 102. The challenge response time 131 is a temporary value that in some implementations may reside briefly on the host device 102 in a volatile component of memory 110 and/or within processor 108 prior to or during a comparison to a time window determined by the host. The authentication algorithm 126 on host 102 determines whether or not the challenge response 130 and the challenge response time 131 are correct (i.e., expected), and then authenticates the supply device 104 accordingly.
Referring still to
As noted above, the authentication algorithm 126 determines whether the challenge response 130 and the challenge response time 131, are correct or expected. This is done by comparing the challenge response 130 and response time 131 with correct or expected values. In different implementations, the algorithm 126 determines correct or expected values in different ways. In one implementation, for example, the algorithm 126 retrieves and accesses characterization data 134 stored on the supply device 104. The characterization data 134 can be secured with a digital signature and verified using standard cryptographic operations. The characterization data 134 provides expected time windows into which a challenge response time 131 should fall depending on the calculation count provided with the timing challenge 128. Thus, in one example as shown in
In another example implementation, the authentication algorithm 126 determines correct or expected values for the challenge response 130 by issuing the cryptographic timing challenge 128 to dedicated reference logic 136 on the host device controller 106. The reference logic 136 on controller 106 mirrors the dedicated hardware logic 132 on the supply device 104, and is therefore specifically designed and fabricated on controller 106 to optimally perform the mathematical calculation from the timing challenge 128. Thus, when the authentication algorithm 126 issues the timing challenge 128 to the supply device 104, it also issues the timing challenge 128 to the reference logic 136. The reference logic 136 performs the mathematical calculations from the challenge in the same manner as discussed above with regard to the dedicated hardware logic 132 on the supply device 104. In response to the timing challenge 128, the reference logic 136 completes the challenge and provides a reference response in a reference time. A reference response time window can be defined, for example, to be within a certain percent (e.g., +/−5%, +/−10%) of the reference time. The authentication algorithm 126 can then use the reference response and the reference response time window as expected values to compare with the challenge response 130 and the challenge response time 131. If the challenge response 130 matches the reference response and the challenge response time 131 falls within the reference response time window, the algorithm 126 determines that the supply device 104 is an authentic device.
Referring to
Mounting assembly 304 positions inkjet cartridge 306 relative to media transport assembly 310, and media transport assembly 310 positions print media 316 relative to inkjet cartridge 306. Thus, a print zone 318 is defined adjacent to nozzles 314 in an area between inkjet cartridge 306 and print media 316. In one implementation, print engine 302 is a scanning type print engine 302. As such, mounting assembly 304 includes a carriage for moving inkjet cartridge 306 relative to media transport assembly 310 to scan print media 316. In another implementation, print engine 302 is a non-scanning type print engine 302. As such, mounting assembly 304 fixes inkjet cartridge 306 at a prescribed position relative to media transport assembly 310 while media transport assembly 310 positions print media 316 relative to inkjet cartridge 306.
As noted above with regard to the authentication system 100 of
In addition to managing the general printing functions of inkjet printing system 300, controller 106 executes an authentication algorithm 126 to determine whether an inkjet supply cartridge 306 is an authentic device. This authentication process on printing system 300 is similar to the process described above regarding the general authentication system 100 of
Referring now primarily to
In some implementations the timing challenge may also be sent to reference logic on the host device, as shown at block 508. When the timing challenge is sent to reference logic on the host device, a reference response is received from the logic in a certain amount of elapsed reference time, as shown at block 510. At block 512, a reference time window may be determined by including a range around the reference time of a certain percent. For example, a reference time window may be determined to be the reference time, plus or minus 5% of the reference time. In some implementations, as an alternative to sending the timing challenge to reference logic on the host device, the host device retrieves and accesses characterization data stored on the supply device, as shown at block 514. In another implementation, the characterization data may be hard-coded into a memory of the host device. The characterization data includes expected time windows for receiving a challenge response from the supply device that are associated with different calculation count values.
As shown at block 516, the authentication process 500 includes receiving a challenge response from the supply device. The challenge response is received in a certain challenge response time that can be determined, for example, by a time measurement on the host device. The process 500 continues at block 518 with comparing the challenge response to an expected response. The expected response can be the reference response received from the reference logic on the host device. At block 520, the challenge response time is also compared to an expected response time window to determine if the challenge response time falls within the expected time window. The expected time window can be the reference time window or an expected time window retrieved from the characterization data stored on the supply device or elsewhere.
The authentication process 500 continues at block 522 with the host device authenticating the supply device when the challenge response from the supply device matches an expected value and the challenge response time falls within an expected time window. At block 524 of process 500, the host device determines that the supply device is not authentic when either the challenge response does not match an expected value, or the challenge response time falls outside an expected time window, or both.
This patent arises from a divisional application of U.S. patent application Ser. No. 15/499,537, which was filed on Apr. 27, 2017, which is a continuation of U.S. patent application Ser. No. 15/368,369, which was filed on Dec. 2, 2016, which a continuation of U.S. patent application Ser. No. 14/910,816, which was filed on Feb. 8, 2016, which is the U.S. national stage of International Patent Application Serial No. PCT/US2013/057674, having an international filing date of Aug. 30, 2013. Priority is claimed to U.S. patent application Ser. No. 15/499,537; U.S. patent application Ser. No. 15/368,369; U.S. patent application Ser. No. 14/910,816; and International Patent Application Serial No. PCT/US2013/057674.
Number | Name | Date | Kind |
---|---|---|---|
5892900 | Ginter et al. | Apr 1999 | A |
7623255 | Simpson | Nov 2009 | B2 |
7685424 | Walmsley et al. | Mar 2010 | B2 |
7877815 | Yoo et al. | Jan 2011 | B2 |
8278870 | Little | Oct 2012 | B2 |
8370260 | Walmsley et al. | Feb 2013 | B2 |
8953222 | Kobayashi | Feb 2015 | B2 |
9619663 | Refstrup | Apr 2017 | B2 |
20030005324 | Epstein | Jan 2003 | A1 |
20040049678 | Walsmley | Mar 2004 | A1 |
20040162983 | Gotoh | Aug 2004 | A1 |
20040223011 | Adkins et al. | Nov 2004 | A1 |
20050036801 | Burchette | Feb 2005 | A1 |
20060087678 | Simpson | Apr 2006 | A1 |
20080077802 | Richardson et al. | Mar 2008 | A1 |
20090313472 | Guccione | Dec 2009 | A1 |
20100224682 | Busch-Sorensen | Sep 2010 | A1 |
20100250480 | Cherkasova | Sep 2010 | A1 |
20110078457 | Starr | Mar 2011 | A1 |
20120078548 | Salazar et al. | Mar 2012 | A1 |
20120221863 | Osaka et al. | Aug 2012 | A1 |
20130070279 | Misumi | Mar 2013 | A1 |
20160214391 | Ward | Jul 2016 | A1 |
Number | Date | Country |
---|---|---|
1376583 | Oct 2002 | CN |
101167295 | Apr 2008 | CN |
100550878 | Oct 2009 | CN |
100551015 | Oct 2009 | CN |
102651689 | Aug 2012 | CN |
102658724 | Sep 2012 | CN |
103262464 | Aug 2013 | CN |
1441485 | Jul 2004 | EP |
2008140039 | Jun 2008 | JP |
2008-292840 | Dec 2008 | JP |
2011-066936 | Mar 2011 | JP |
2012-013928 | Jan 2012 | JP |
2012-174195 | Sep 2012 | JP |
2013062780 | Apr 2013 | JP |
20090006954 | Jan 2009 | KR |
2011-0031435 | Mar 2011 | KR |
I321528 | Mar 2010 | TW |
WO-200605211 | May 2006 | WO |
WO-2007072814 | Jun 2007 | WO |
WO-2008037000 | Apr 2008 | WO |
WO-2011120974 | Oct 2011 | WO |
WO-2013048430 | Apr 2013 | WO |
2013062528 | May 2013 | WO |
WO-2013062528 | May 2013 | WO |
Entry |
---|
ATMEL Corporation; “High Quality Battery Authentication with AT88SA100S”; May 2009. |
Kumar, A. et al; “PHAP: Password Based Hardware Authentication Using PUFs; 2012 IEEE/ACM 45th International Symposium on Microarchitecture Workshops”; Dec. 1-5, 2012; pgs. |
White, Ron; “How Computers Work”; Oct. 15, 2003; Que Publishing; 7th Edition; p. 4. |
Electronic hardware, Wikipedia, 1 page. |
Korean Intellectual Property Office, “Examination Report,” issued in connection with Application No. 225/2016, last retrieved on Apr. 29, 2020 4 pages. |
Korean Intellectual Property Office, “Search Report,” issued in connection with Application No. 225/2016, last retrieved on Apr. 29, 2020 4 pages. |
Logic circuit definition and meaning, Collins English Dictionary, retrieved from https://www.collinsdictionary.com/us/dictionary/english/logio-circuit, on Apr. 20, 2020, 7 pages. |
Logic circuit definition and meaning, retrieved from https://www.dictionary.com/browse/logic-circuit, on Apr. 20, 2020, 8 pages. |
Logic Circuit, Teach Computer Science, retrieved from https://teachcomputerscience.com/logic-circuits/ on Apr. 20, 2020, 5 pages. |
Logic circuit,retrieved on Nov. 24, 2020, 3 pa. |
What does dedicated mean in computing? Webopedia Definition, https://www.webopedia.com/TERM/D/dedicated.html, 3. |
Xiangsheng Wang; Studies on the Design and Implementation of Stream Ciphers; Chinese Doctoral Dissertations & Master's Theses Full-text Database (Doctor) Information Science a. |
Li et al., VIPER: Verifying the Integrity of PERipherals' Firmware, 14 pages. |
Seshadri et al., Using Fire & Ice for Detecting and Recovering Compromised Nodes in Sensor Networks, 26 pages. |
Li et al., “SBAP: Software-Based Attestation for Peripherals,” 15 pages. |
Number | Date | Country | |
---|---|---|---|
20190111693 A1 | Apr 2019 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15499537 | Apr 2017 | US |
Child | 16218229 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15368369 | Dec 2016 | US |
Child | 15499537 | US | |
Parent | 14910816 | US | |
Child | 15368369 | US |