Supply-glitch-tolerant regulator

Information

  • Patent Grant
  • 12045075
  • Patent Number
    12,045,075
  • Date Filed
    Wednesday, October 11, 2023
    a year ago
  • Date Issued
    Tuesday, July 23, 2024
    5 months ago
Abstract
A supply-glitch-tolerant voltage regulator includes a regulated voltage node and an output transistor having a source terminal, a gate terminal, and a drain terminal. The source terminal is coupled to the regulated voltage node. The supply-glitch-tolerant voltage regulator includes a first current generator coupled between a first node and a first power supply node. The supply-glitch-tolerant voltage regulator includes a second current generator coupled between the first node and a second power supply node. The supply-glitch-tolerant voltage regulator includes a feedback circuit coupled to the first current generator and the second current generator and is configured to adjust a voltage on the first node based on a reference voltage and a voltage level on the regulated voltage node. The supply-glitch-tolerant voltage regulator includes a diode coupled between the drain terminal and the first power supply node and a resistor coupled between the gate terminal and the first node.
Description
BACKGROUND
Field of the Invention

This disclosure is related to integrated circuits, and more particularly to voltage regulation circuits that provide a target voltage level under varying conditions.


Description of the Related Art

In general, a voltage regulator is a system that maintains a constant voltage level. In an exemplary application, the presence of parasitic inductance can cause a high-frequency, large-amplitude AC signal (i.e., ringing) that is superimposed on a power supply node during fast switching of large currents. Depending on the rate of change of the load current in the circuit and the amount of output parasitic capacitance, the power supply voltage level can glitch, e.g., drop to ground for a short period of time during the ringing. A power supply glitch can result in a brownout reset and subsequent initiation of the startup sequence of an integrated circuit system, which is undesirable in normal operation. A goal of a low-dropout regulator is to prevent a regulated voltage from falling from a target regulated voltage level VREG to a voltage level below a specified minimum voltage level during a power supply glitch of less than a specified duration. If that specified minimum voltage level is not exceeded by the regulated output voltage during the power supply glitch, analog circuits and digital circuits will be reset, and states of the digital circuits will be corrupted during and after the power supply glitch. Accordingly, improved techniques for regulating a voltage level are desired.


SUMMARY OF EMBODIMENTS OF THE INVENTION

In at least one embodiment, a supply-glitch-tolerant voltage regulator includes a regulated voltage node and an output transistor having a source terminal, a gate terminal, and a drain terminal. The source terminal is coupled to the regulated voltage node. The supply-glitch-tolerant voltage regulator includes a first current generator coupled between a first node and a first power supply node. The supply-glitch-tolerant voltage regulator includes a second current generator coupled between the first node and a second power supply node. The supply-glitch-tolerant voltage regulator includes a feedback circuit coupled to the first current generator and the second current generator and is configured to adjust a voltage on the first node based on a reference voltage and a voltage level on the regulated voltage node. The supply-glitch-tolerant voltage regulator includes a diode coupled between the drain terminal and the first power supply node and a resistor coupled between the gate terminal and the first node.


In at least one embodiment, a method for generating a supply-glitch-tolerant reference voltage includes generating an output voltage on a regulated voltage node based on a reference voltage level. The method includes maintaining the output voltage on the regulated voltage node above a predetermined voltage level during a glitch of a power supply voltage across a first power supply node and a second power supply node. The glitch has a duration less than or equal to a target supply-glitch tolerance.





BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.



FIG. 1 illustrates a functional block diagram of an integrated circuit low-dropout regulator in an exemplary integrated circuit system.



FIG. 2 illustrates a circuit diagram of an exemplary low-dropout regulator and associated current flows in response to an exemplary power supply glitch event.



FIG. 3 illustrates a circuit diagram of an exemplary supply-glitch-tolerant voltage regulator consistent with at least one embodiment of the invention.



FIG. 4 illustrates exemplary waveforms for an exemplary power supply glitch event and associated responses of various embodiments of a voltage regulator consistent with at least one embodiment of the invention.





The use of the same reference symbols in different drawings indicates similar or identical items.


DETAILED DESCRIPTION

Referring to FIGS. 1 and 2, low-dropout regulator 102 provides a regulated output voltage level on regulated voltage node VREG, which is used as the power supply voltage for analog and digital circuits. Low-dropout regulator 102 includes a source follower output stage (i.e., common drain amplifier, e.g., output transistor MPASS, which is n-type in an exemplary embodiment) configured to provide regulated voltage VREG and associated current (e.g., 1 mA). Compensation capacitor CCOMP is sized to provide a pole in a loop gain of the low-dropout regulator 102. Regulated voltage VREG on regulated voltage node 203 is based on currents provided by current generator 204 and current generator 206 (e.g., each including a stack of at least one diode-coupled devices) and a control loop that compares regulated voltage VREG to reference voltage level VREF.


During an exemplary power supply glitch event having a duration tGLITCH (e.g., tGLITCH=50-100 ns) the voltage level on power supply node 201 falls from VDD to ground. Whenever the drain voltage of output transistor MPASS falls below regulated voltage VREG, the parasitic body diode of output transistor MPASS becomes forward biased and draws reverse current IREV, which is relatively large, from bypass capacitance CBYPASS and through a parasitic diode of the source follower output stage to power supply node 201. As the voltage level on power supply node 201 falls from VDD to ground, compensation capacitor CCOMP, which is coupled to the gate of output transistor MPASS, also starts discharging via two currents: compensation loop current ICOMP,LOOP, which is a small bias current, and reverse compensation current ICOMP,REV. Reverse compensation current ICOMP,REV flows from compensation capacitor CCOMP through parasitic diodes of current generator 204 to power supply node 201. Compensation loop current ICOMP,LOOP, flows from compensation capacitor CCOMP to ground and bypass capacitance CBYPASS starts discharging. Reverse compensation current ICOMP,REV is large enough to discharge the gate capacitance completely during a power supply glitch and recharging compensation capacitor CCOMP after the power supply glitch can take a very long time, during which load current ILOAD continues to discharge bypass capacitance CBYPASS. Accordingly, regulated voltage VREG on regulated voltage node 203 falls from a target regulated voltage level to ground and a brownout reset occurs. After the power supply glitch, the voltage level on power supply node 201 returns to VDD and regulated voltage VREG on regulated voltage node 203 is restored to the target regulated voltage level. In response, the integrated circuit system coupled to low-dropout regulator 102 reinitiates a startup sequence, analog circuits 104 and digital circuits 106 will be reset, and states of the digital circuits 106 are corrupted.


Referring to FIG. 3, supply-glitch-tolerant regulator 302 provides regulated voltage VREG on regulated voltage node 303 that is robust against transient, large-amplitude noise on power supply node 301. Supply-glitch-tolerant regulator 302 includes a source follower output stage (i.e., common drain amplifier, e.g., output transistor MPASS, which is n-type in an exemplary embodiment) configured to provide regulated voltage VREG and associated current (e.g., 1 mA). The voltage level on regulated voltage node 303 is based on currents provided by current generator 304 and current generator 306 (e.g., each including a current mirror or cascoded current mirrors) and a control loop including transconductance amplifier 308 that compares regulated voltage VREG on regulated voltage node 303 to reference voltage level VREF. Transconductance amplifier 308 causes current generator 304 and current generator 306 to adjust the voltage on node 305 and the voltage on node 307, the gate of output transistor MPASS, to adjust the level of regulated voltage VREG according to the comparison. In at least one embodiment, supply-glitch-tolerant regulator 302 includes diode DGL, which blocks any flow of reverse current IREV from bypass capacitance CBYPASS to power supply node 301 through a parasitic diode of the source follower output stage. Diode DGL is coupled in series with the drain of output transistor MPASS and has, at most, negligible impact on normal operation of supply-glitch-tolerant regulator 302.


In at least one embodiment, to reduce or eliminate substantial discharge of bypass capacitance CBYPASS, in addition to diode DGL, supply-glitch-tolerant regulator 302 includes limiting resistor RLIM (e.g., RLIM=60 kΩ) which blocks the flow of reverse compensation current ICOMP,REV from compensation capacitor CCOMP (e.g., CCOMP=10 pF) via node 307 through parasitic diodes of current generator 304 to power supply node 301. Limiting resistor RUM is coupled in series with the gate of output transistor MPASS, separating compensation capacitor CCOMP from the body diodes of the p-type devices in current generator 304. Limiting resistor RLIM limits the reverse current to a low level that is insufficient to cause a large voltage drop on the gate of output transistor MPASS during a power supply glitch, but is also small enough that it does not influence the normal operation of supply-glitch-tolerant regulator 302 since limiting resistor RLIM is coupled in series with two opposing current generators that provide a substantially larger impedance (i.e., RLIM<<(Z304∥Z306)). Limiting resistor RLIM and compensation capacitor CCOMP have a time constant (i.e., τ=RLIM×CCOMP, e.g., RLIM×CCOMP=600 ns) that is greater than a specified power supply glitch tolerance ΔtGLITCH_TOL (e.g., ΔtGLITCH_TOL=100 ns for a regulated voltage lower limit of 3.5 V or 1.9 V) of supply-glitch-tolerant regulator 302.


In at least one embodiment, since circuits that receive power from regulated voltage node 303 must remain functional, bypass capacitance CBYPASS is sized so that the voltage drop caused by the net charge loss (e.g., ILOAD×ΔtGLITCH, where ILOAD is the useful load current and ΔtGLITCH is the duration of the power supply glitch) is insufficient to decrease regulated voltage VREG to a level below a specified lower limit. Supply-glitch-tolerant regulator 302 prevents regulated voltage VREG on regulated voltage node 303 from falling below a target minimum level during a power supply glitch that is shorter than the specified glitch tolerance. Thus, analog circuits and digital circuits powered by regulated voltage VREG on regulated voltage node 303 do not reset in response to the power supply glitch, and the digital circuits retain their states during and after the power supply glitch, providing seamless operation of the integrated circuit system, even under nonideal circumstances.


Referring to FIG. 4, a simplified timing-diagram illustrating the voltage level on power supply node VDD and regulated voltage VREG on regulated voltage node 303 during an exemplary power supply glitch event. If a voltage regulator includes no protection from a power supply glitch, regulated voltage VREG falls from the target regulated voltage level to ground immediately in response to the start of the power supply glitch event and a relatively long time elapses before the regulated output voltage level returns to the target regulated voltage level, as illustrated by waveform 402. Waveform 404 corresponds to a voltage regulator including diode DGL, alone. Diode DGL reduces the rate of change to regulated voltage VREG, but regulated voltage VREG continues to decrease after the power supply glitch ends, which can cause regulated voltage VREG to fall below a specified voltage limit. In an exemplary embodiment, diode DGL and limiting resistor RUM are included in supply-glitch-tolerant regulator 302, where RLIM×CCOMP>ΔtGLITCH (e.g., ΔtGLITCH≤100 ns). The inclusion of limiting resistor RLIM in addition to diode DGL prevents the gate capacitor from discharging and regulated voltage VREG starts recovering to the target regulated voltage level right after the power supply glitch has ended, as illustrated by waveform 406. Thus, by including diode DGL and limiting resistor RLIM, with a suitable selection of bypass capacitance CBYPASS, regulated voltage VREG on regulated voltage node 303 stays within specified limits.


Although supply-glitch-tolerant regulator 302 has been described in an embodiment in which output transistor MPASS is n-type, one of skill in the art will appreciate that the teachings herein can be utilized with a p-type output transistor and circuitry that is complementary to the circuit illustrated in FIG. 3. In addition, teachings herein can be utilized with a target regulated voltage level that is close to VDD or above VDD, a target regulated voltage level that is close to ground or below ground, or a target regulated voltage level that is in between VDD, ground, or other power supply voltage. Furthermore, teachings herein can be utilized with voltage regulators including other feedback control loop circuitry.


Thus, embodiments of a supply-glitch-tolerant voltage regulator is disclosed. Supply-glitch-tolerant regulator 302 maintains regulated voltage VREG at a level that is sufficient to maintain the state of digital circuits in the event of a transient (i.e., relatively short) loss of power on power supply node 301 using a small, internal filter capacitor and a small, internal limiting resistor. Supply-glitch-tolerant regulator 302 does not require relatively large external capacitance and achieves regulation under nonideal circumstances without increased current consumption. Embodiments of a supply-glitch-tolerant voltage regulator will maintain sufficient power to analog and digital circuits in the event of a power supply glitch of a specified duration. The embodiments of a supply-glitch-tolerant voltage regulator do not require a large external capacitance and do not increase power consumption, as compared to a conventional voltage regulator.


The description of the invention set forth herein is illustrative and is not intended to limit the scope of the invention as set forth in the following claims. The terms “first,” “second,” “third,” and so forth, as used in the claims, unless otherwise clear by context, is to distinguish between different items in the claims and does not otherwise indicate or imply any order in time, location or quality. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope of the invention as set forth in the following claims.

Claims
  • 1. A voltage regulator comprising: an output transistor configured to output a regulated voltage;a bypass capacitor connected to the output transistor;a compensation capacitor connected to the output transistor;a limiting resistor configured to limit reverse current flow from the compensation capacitor to a level that is insufficient to cause an above tolerance voltage drop on a gate of the output transistor, an impedance of the limiting resistor less than an impedance of a first current generator and less than an impedance of a second current generator, and the limiting resistor and the compensation capacitor having a time constant that is greater than a target glitch tolerance of the voltage regulator;the first current generator coupled between the limiting resistor and a power supply node; a diode connected between the power supply node and the output transistor; andthe second current generator coupled between the limiting resistor and ground.
  • 2. The voltage regulator of claim 1 wherein the output transistor is part of a source follower output stage.
  • 3. The voltage regulator of claim 1 wherein a size of the compensation capacitor is such that a decrease in the regulated voltage due to a voltage drop caused by net charge loss is less than a threshold voltage drop limit.
  • 4. The voltage regulator of claim 1 further comprising a feedback circuit coupled to the first current generator and the second current generator and configured to adjust a voltage on a node between the limiting resistor and the first current generator based on a reference voltage and a voltage level on an output node.
  • 5. The voltage regulator of claim 1 wherein the diode is configured to block reverse current from the bypass capacitor to the power supply node.
  • 6. The voltage regulator of claim 1 wherein the first current generator includes a first cascoded current mirror coupled between the limiting resistor and the power supply node, and the second current generator includes a second cascoded current mirror coupled between the limiting resistor and the ground.
  • 7. A voltage regulator comprising: an output transistor connected to an output voltage node and configured to output a regulated voltage;a first current generator connected between a first node and a power supply node;a second current generator coupled between the first node and a ground; anda protection circuit configured to maintain a voltage level on the output voltage node above a predetermined voltage level during a glitch of a power supply voltage across the power supply node, the glitch having a duration less than or equal to a target glitch tolerance of the voltage regulator, the protection circuit including a limiting resistor and a diode, the limiting resistor configured to limit reverse current flow from a compensation capacitor to a level that is insufficient to cause an above tolerance voltage drop on a gate of the output transistor, the limiting resistor and the compensation capacitor having a time constant that is greater than a target glitch tolerance of the voltage regulator, and the diode connected between the power supply node and the output transistor.
  • 8. The voltage regulator of claim 7 further comprising a feedback circuit connected to the first current generator and the second current generator, and configured to adjust a voltage on the first node based on a reference voltage and a voltage level on the output voltage node.
  • 9. The voltage regulator of claim 7 wherein the output transistor is an n-type transistor.
  • 10. The voltage regulator of claim 7 wherein a size of the compensation capacitor is such that a decrease in the regulated voltage due to a voltage drop caused by net charge loss is less than a threshold voltage drop limit.
  • 11. The voltage regulator of claim 7 wherein the diode is configured to block reverse current to the power supply node from a bypass capacitor connected to the output transistor.
  • 12. An integrated circuit system comprising: a low-dropout regulator including an output transistor configured to output a regulated voltage, a bypass capacitor connected to the output transistor, a compensation capacitor connected to the output transistor, a diode, and a limiting resistor configured to limit reverse current flow from the compensation capacitor to a level that is insufficient to cause an above tolerance voltage drop on a gate of the output transistor, an impedance of the limiting resistor less than an impedance of a first current generator and less than an impedance of a second current generator, the first current generator coupled between the limiting resistor and a power supply node, and the second current generator coupled between the limiting resistor and ground, the diode connected between the power supply node and the output transistor, the diode configured to block reverse current from the bypass capacitor to the power supply node, and the limiting resistor and the compensation capacitor having a time constant that is greater than a target glitch tolerance of the low-dropout regulator; and one or more circuits supplied by the low-dropout regulator.
  • 13. The integrated circuit system of claim 12 wherein the low-dropout regulator further includes a feedback circuit coupled to the first current generator and the second current generator and configured to adjust a voltage on a node between the limiting resistor and the first current generator based on a reference voltage and a voltage level on an output node.
CROSS-REFERENCE TO RELATED APPLICATION(S)

This application is a continuation of U.S. patent application Ser. No. 18/084,309, filed Dec. 19, 2022, entitled “Supply-Glitch-Tolerant Regulator” which is a continuation of U.S. patent application Ser. No. 17/119,653, filed Dec. 11, 2020, entitled “Supply-Glitch-Tolerant Regulator” which application is incorporated herein by reference in its entirety.

US Referenced Citations (47)
Number Name Date Kind
5410441 Allman Apr 1995 A
5517379 Williams et al. May 1996 A
5539610 Williams et al. Jul 1996 A
7091709 Suzuki Aug 2006 B2
7199565 Demolli Apr 2007 B1
7999523 Caffee et al. Aug 2011 B1
8947112 Yamanobe Feb 2015 B2
9261892 Wang et al. Feb 2016 B2
9337824 Piselli et al. May 2016 B2
9537581 Mills et al. Jan 2017 B2
9625925 Yan et al. Apr 2017 B2
9817426 Chellappa Nov 2017 B2
10281943 Ho May 2019 B1
10296026 Caffee et al. May 2019 B2
10784860 Sakai Sep 2020 B1
11561563 Zsolczai et al. Jan 2023 B2
11815928 Zsolczai et al. Nov 2023 B2
20050248331 Whittaker Nov 2005 A1
20070241731 van Ettinger Oct 2007 A1
20080054867 Soude et al. Mar 2008 A1
20080238385 Nagata et al. Oct 2008 A1
20080303496 Schlueter et al. Dec 2008 A1
20090295360 Hellums Dec 2009 A1
20100117699 Wu et al. May 2010 A1
20100156362 Xie Jun 2010 A1
20100156364 Cho Jun 2010 A1
20110121802 Zhu May 2011 A1
20120176107 Shrivas Jul 2012 A1
20130082671 Ivanov et al. Apr 2013 A1
20150185747 Liu Jul 2015 A1
20150198960 Zhang et al. Jul 2015 A1
20150286232 Parikh Oct 2015 A1
20150346750 Bhattad Dec 2015 A1
20160224040 Peluso et al. Aug 2016 A1
20160357206 Liu Dec 2016 A1
20170093399 Atkinson et al. Mar 2017 A1
20170115677 Caffee et al. Apr 2017 A1
20170126329 Gorecki et al. May 2017 A1
20170160757 Yang Jun 2017 A1
20170244395 Ojha et al. Aug 2017 A1
20180017984 Mayer et al. Jan 2018 A1
20180053463 Kong et al. Feb 2018 A1
20180129234 Melgar et al. May 2018 A1
20180173258 Singh Jun 2018 A1
20180219473 Ogino et al. Aug 2018 A1
20190109529 Nobe et al. Apr 2019 A1
20200241584 Kotrc Jul 2020 A1
Foreign Referenced Citations (4)
Number Date Country
10 2015 216 928 Mar 2017 DE
0626745 Nov 1994 EP
2816438 Dec 2014 EP
WO 2020086150 Apr 2020 WO
Non-Patent Literature Citations (5)
Entry
Klomark, S., “Design of an Integrated Voltage Regulator”, Institution for Systemteknik, Oct. 17, 2003, 54 pages.
Onsemi, Semiconductor Components Industries, LLC “Single 6 A High-Speed, Low-Side SiC MOSFET Driver NCP51705”, 2017 (Rev. 4—Nov. 2021), 22 pages.
Onsemi, Single 6 A High-Speed, Low-side SiC MOSFET Driver, Semiconductor Components Industries, LLC, 2017, Rev. 3 Apr. 2019, Publication Order No. NCP51705/D, 21 pages.
Rohm Semiconductors, “Isolation voltage 2500Vrms 1ch Gate Driver Providing Galvanic Isolation”, Gate Driver Providing Galvanic Isolation Series, BM60054AFV-C Datasheet, Rev. 003, Apr. 23, 2018, 42 pages.
International Search Report and Written Opinion mailed Apr. 5, 2022 for International Application No. PCT/US2021/062156, 11 pages.
Related Publications (1)
Number Date Country
20240118722 A1 Apr 2024 US
Continuations (2)
Number Date Country
Parent 18084309 Dec 2022 US
Child 18379099 US
Parent 17119653 Dec 2020 US
Child 18084309 US