These and other aspects of the invention will now be further described, by way of example only, with reference to the accompanying figures in which:
Broadly speaking we will describe an apparatus and a related method for measuring an output voltage from a primary side of a power converter. A winding on the power transformer, such as a primary or auxiliary winding, provides a waveform to a peak detector with defined decay characteristic. The peak detector voltage thus forms a tangent to a selected portion of the auxiliary winding waveform. A status signal from the peak detector indicates the time(s) when the tangent coincides with (and departs from) the auxiliary winding waveform, thus in DCM/CRM providing an estimated instant when the transformer secondary winding current has dropped to zero. The status signal controls a sample/hold circuit, which at that instant captures a voltage reflecting a secondary voltage of the transformer, such as a voltage from the primary or an auxiliary winding of the transformer. In CCM essentially the same technique may be employed to determine when the (primary side) power switching device has turned on.
In embodiments an error amplifier compares the captured voltage against a reference to determine an error signal, preferably an analogue error signal, which may be used to regulate the power converter output voltage. The use of an analogue error signal allows the loop gain to be predicted accurately, facilitating loop compensation. Further analogue embodiments of the technique facilitate implementation of a controller with a low power consumption.
One difficulty in primary-side sensing, in particular when operating in DCM/CRM modes, is deciding exactly when to sample the reflected secondary voltage. Ideally this voltage should be sampled at the point at which the current in the secondary winding just falls to zero, as it is at this point that the sampled voltage most accurately represents the output voltage. This is because when the secondary current has just dropped to zero, there is no voltage drop across the secondary rectifier diode or its and the transformer's series resistance, and thus the voltage across the secondary winding is equal to the output voltage. The voltage across, say, the auxiliary winding is equal to the voltage across the secondary winding multiplied by the (known) turns ratio between the two windings, and the secondary voltage can thus be inferred by measuring the voltage across (say) the auxiliary winding at this point.
In CCM mode the secondary voltage can be sensed via a primary or auxiliary winding in a similar way to DCM mode except that the secondary voltage is sampled at a non-zero secondary side current. This non-zero (although sometimes small) current introduces a non-zero voltage drop across the secondary side components, which may comprise for example a diode and some output resistance. Thus preferably in CCM mode some compensation is made for the voltage drop from the secondary side winding to the SMPS output across these components. This compensation can be made, for example, based upon an approximate knowledge of the secondary side current, which can be inferred from the current in the primary side switch.
Referring now to
A DC source 100 is connected to the primary winding of a transformer in series with a primary side switch 106. The secondary winding of the transformer is connected to an output diode 101 in series with a capacitor 102. A load, represented by a resistor 103 is connected across the output capacitor 102. One end of an auxiliary winding on the transformer 104 is connected between the negative terminal of the DC supply 100 and the other end “VAUX” is connected to an Oscillator and Timing Block 105 and to a Voltage Sense Block 107.
The Voltage Sense Block 107 generates a signal (or value) VCTL representing the required level of output power, from signals VAUX and T1. The VCTL signal is fed back to the Oscillator and Timing Block which generates a DRIVE pulse for switch 106 at an appropriate frequency and duration.
In embodiments the timing signal T1 is derived from the VAUX signal, providing the timing control for the Voltage Sense Block 107. Typically T1 is driven active shortly after VAUX goes positive (allowing time for the initial overshoot waveform artefacts to decay), for example based on a comparison of VAUX with zero or on the DRIVE signal. T1 may be driven inactive when VAUX goes negative again. For example, a comparator may be employed to identify a negative-going zero-crossing of VAUX to drive T1 inactive. Timing signal T1 may be generated either by oscillator block 105 or within voltage sensing block 107.
As previously mentioned, the Oscillator and Timing Block 105 uses the input VCTL to control the frequency and pulse duration applied to the DRIVE output, which controls the main primary switch 106. As the skilled person will understand, the Oscillator and Timing Block 105 may be implemented in many different ways; examples of some particularly advantageous techniques are described in the Applicant's patent applications U.S. 60/698,808 (0513772.4) and PCT/GB2005/050244, hereby incorporated by reference.
Before describing details of the voltage sensing module 107 we first refer to
The VAUX (sensing) signal from the primary or auxiliary winding of the power transformer typically appears as shown. This is a transform of the secondary winding, generally with superimposed artefacts generated by winding leakage inductance, stray capacitance, and the like. Broadly, the tangent method works by fitting a tangent with a negative slope to the flyback portion of the VAUX waveform. The tangent slope is chosen to optimise the accuracy of identifying the knee point and to ensure that the waveform artefacts have minimal influence. The VAUX signal is then sampled at the knee point and compared to a voltage reference to determine the output error voltage. A preferred practical implementation, as described below.
Referring now to
Referring to
Alternatively the peak detector may be free-running, in which case the EN signal may be gated by T1. As shown in
An example implementation for the decaying peak detector 109, shown as a behavioural model, is illustrated in
An example implementation for the sample/hold module 110 is illustrated in
An example implementation for the error amplifier module 111 is illustrated in
Referring back once more to
Broadly, we have described a method and system for identifying the knee point by fitting a tangent to a portion of the power transformer voltage waveform, and sampling the VAUX at the knee point to determine the SMPS output voltage. In preferred embodiments this technique is implemented using a decaying peak detector, providing a timing signal indicating detection of the knee point. Sample/hold and error amplifier circuits may be employed to achieve output voltage regulation.
The techniques we have described provide a low cost method of accurately estimating the output voltage of a switched-mode power supply which achieves better output regulation, reduced audio noise and lower implementation cost than other primary-side sensing techniques.
No doubt many other effective alternatives will occur to the skilled person. It will be understood that the invention is not limited to the described embodiments and encompasses modifications apparent to those skilled in the art lying within the spirit and scope of the claims appended hereto.
All documents, patents, and other references listed above are hereby incorporated by reference for any purpose.
Number | Date | Country | Kind |
---|---|---|---|
06102115 | May 2006 | GB | national |