Other features and advantages will be apparent in the following detailed description, which refers to embodiments given by way of examples and depicted by the appended drawings, in which:
Referring to
The power supply system 10 includes a capacitor buffer assembly which is connected between the input terminals A1 and A2 and comprises two electrolytic buffer capacitors CB1 and CB2 connected in series. A mid-point PMC is positioned between the capacitors CB1 and CB2. The first buffer capacitor CB1 is connected between the negative input terminal A1 and the mid-point PMC of the capacitors. The second buffer capacitor CB2 is connected between the mid-point PMC and the positive input terminal A2. Preferably, the two buffer capacitors CB1, CB2 have the same values and are therefore designed to withstand around one half of the maximum bus voltage Vbus. One of the objectives of the present invention is to find a simple, easily implementable and inexpensive solution for balancing the voltages across the terminals of the two buffer capacitors CB1, CB2 without having to use dividing resistors.
The power supply system 10 includes a first switch SW1 and a second switch SW2 connected in series and driven by a first control circuit 11 and a second control circuit 12 respectively. The power supply system also includes a primary inductive assembly connected in series with the two switches SW1 and SW2.
Preferably, the two switches SW1 and SW2 are power transistors of the MOSFET or IGBT type, each possessing a gate G, the control of which allows a current to flow between a drain D and a source S. The source S1 of the first switch SW1 is connected to the negative input terminal A1. The drain D1 of the first switch SW1 is connected to the source S2 of the second switch SW2. The drain D2 of the second switch SW2 is connected to one end of the primary inductive assembly. The other end of the primary inductive assembly is connected to the positive input terminal A2. Thus, when the switches SW1 and SW2 are conducting, this means that a current flows through the primary inductive assembly. Moreover, a conventional clamping circuit 19 is added between the positive terminal A2 and the drain D2 of the second switch SW2 in order to protect the latter from overvoltages at the moment of opening it.
The gate G1 and the source S1 of the first switch SW1 are connected to the first control circuit 11. This control circuit 11 is a conventional circuit for opening (turning off) and closing (turning on) a MOSFET transistor. It is driven by an external control signal S, which for example may come from the control unit of the variator. The gate G2 and the source S2 of the second switch SW2 are connected to the second control circuit 12. The structure of the control circuit 12 will be detailed later. The fact of choosing two switches SW1 and SW2 in series makes it possible for the voltage withstood at the terminals of each of the switches to be divided by two, and therefore their cost and their size to be reduced compared with use of a single switch withstanding the entire DC bus voltage.
In the example shown in
Moreover, the power supply system includes one or more secondary windings that are magnetically coupled to the primary inductive assembly Np1, Np2 for the purpose of delivering one or more corresponding DC output voltages. The example in
According to the invention, the power supply system includes a current injection module, which serves to inject an additional current IADD at the mid-point PMC of the two buffer capacitors so as to create a current imbalance at this mid-point PMC. This additional current IADD will cause the voltage VC1 across the terminals of the first buffer capacitor CB1 to rise, to the detriment of VC2, in such a way that VC1 is greater than or equal to VC2 since VC1+VC2=Vbus.
The power supply system also includes a balancing circuit 15 intended to keep the imbalance of the leakage currents of the buffer capacitors CB1, CB2 at a predetermined value. The first end of the balancing circuit 15 is connected to the mid-point PMC of the two buffer capacitors. The second end of the balancing circuit 15 is connected to a fixed voltage source VCL. Preferably, the balancing circuit 15 is made up of a resistor R0 in series with a diode D0, the anode of the diode Do being directed towards the mid-point PMC.
According to first preferred variant, since it is of very simple construction, indicated in
In a second variant indicated in
The current injection module therefore intentionally creates a voltage imbalance at the mid-point PMC by injecting the additional current IADD (see
The module for injecting the additional current IADD could be produced by any additional current source. For example, this current source could be created using an additional resistor connected in parallel with the buffer capacitor CB2 or using an external converter circuit connected to the terminals A1, A2 and to the point PMC. However, these solutions require the use of a large resistor, thus incurring compulsory heat losses.
This is why the invention advantageously proposes for this current injection module to be produced in the second control circuit 12, two embodiments of which are shown in detail in
sequence for closing the switches SW1 and SW2. We assume initially that the two switches SW1 and SW2 are open. Control of the switches is initialized by a closing command for the signal S input into the first control circuit 11. The first switch SW1 is directly controlled, whereas the second switch SW2 is controlled via the voltage VDS1 between the source S1 and the drain D1 of the switch SW1. This voltage VDS1 drops when the switch SW1 closes. Consequently, a charging current -IC4 flows through the charging capacitor C4 towards the source-gate capacitor CSG2 of the switch SW2. Thus, the gate-source voltage VGS2 increases. At the moment when this voltage VGS2 reaches the breakdown voltage of the zener diode D2 (for example around 10 to 15 V), then a drain-source current IDS2 starts to flow and to discharge the drain-gate and drain-source capacitors of the switch SW2. Consequently, the drain-source voltage VDS2 of the switch SW2 drops. Because of the Miller effect, the voltage VGS2 remains approximately constant, whereas the voltage VDS2 drops. Once the voltage VDS2 reaches zero, the voltage VGS2 continues to rise and forces the MOSFET SW2 switch into the resistive linear region. The voltage VGS2 increases up to the breakdown voltage of the diode. The voltage VGS2 and the current IC4 then become zero. Shortly afterwards, the switch SW2 is fully supplied. The biased current needed to maintain a stable state is the leakage current of the bypass diode D1 which flows through the zener diode D2;
sequence for opening the switches SW1 and SW2. We now assume that the two switches SW1 and SW2 are closed. The voltage VGS2 is a maximum and the capacitor C4 is fully charged. Control of the switches is initialized by an opening command for the signal S input into the first control circuit 11. The first switch SW1 is controlled directly, whereas the switch SW2 is controlled by the voltage VDS1. When the switch SW1 opens, the voltage VDS1 starts to increase. The protection diode D2 is reverse-biased and the charging capacitor C4 can discharge with a discharge current IC4 flowing to the mid-point PMC. This discharge current IC4 is approximately the inverse of the charging current -IC4 occurring during the closure phase of SW1, SW2. Once the voltage VDS1 has reached Vbus/2, the capacitor C4 is discharged and D1 starts to conduct a current ID1. For quite a short time, the switch SW1 is open while the switch SW2 is not yet open. Therefore during this time, the current flowing through SW2 is diverted towards the diodes D1 and D2 and the mid-point PMC. At the same time, the capacitor CSG2 has discharged and the voltage VGS2 has dropped. As long as the voltage VGS2 is still above the Miller voltage, the switch SW2 conducts. At the moment when the voltage VGS2 has reached the Miller voltage, the switch SW2 starts to open and the current ID1 then drops back to zero.
The situation as regards the main currents flowing through the second control circuit 12 involves the following:
a charging current -IC4, for charging the capacitor C4 during the closure phase;
a reverse current IC4, for discharging C4 during the opening phase; and
a current ID1 flowing to the mid-point PMC through D1 and D2 when SW1 is open and SW2 is closed, during the opening phase.
As the phases of opening and closing SW1 and SW2 rapidly follow each other during normal operation of the power supply system, the sum of these currents delivers overall the additional current IADD that flows to the mid-point PMC.
This preferred embodiment comprises a filter made up from a filtering resistor R3, connected between the gate G2 of the switch SW2 and the cathode of the protection diode D2, and from a filtering capacitor C3 between the anode of the diode D2 and the source S2 of SW2. The main purpose of this filter is to delay the opening of the switch SW2, and therefore to increase the flow time of the current ID1 and therefore to ensure a higher current IADD.
The switched-mode power supply system described in the present invention can obviously be used in any DC/DC converter and is not limited to a speed variator.
Of course, it is possible, without departing from the scope of the invention, to imagine other variants and detailed improvements and even to envisage the use of equivalent means.
Number | Date | Country | Kind |
---|---|---|---|
06 54032 | Sep 2006 | FR | national |