The present disclosure relates generally to network devices, and more particularly to design and architecture of a RF front end module (RFEM) board of a massive multiple-input multiple-output (MIMO) radio unit.
The following description of related art is intended to provide background information pertaining to the field of the disclosure. This section may include certain aspects of the art that may be related to various features of the present disclosure. However, it should be appreciated that this section be used only to enhance the understanding of the reader with respect to the present disclosure, and not as admissions of prior art.
The 5G communication system is considered to be implemented in sub 6-GHZ and higher frequency (millimeter (mm) Wave) bands, e.g., 60 gigahertz (GHz) bands, so as to accomplish higher data rates. To decrease propagation loss of the radio waves and increase the transmission distance, beam forming, massive multiple-input multiple-output (MIMO), Full Dimensional MIMO (FD-MIMO), array antenna, analog beam forming, and large scale antenna techniques are discussed for use in 5G communication systems.
MIMO, (multiple-input, multiple-output) is a radio antenna technology that deploys one or more antennas at both the transmitter and receiver ends to increase the quality, throughput, and capacity of the radio link. MIMO uses techniques known as spatial diversity and spatial multiplexing to transmit independent and separately encoded data signals, known as “streams”, reusing the same time period and frequency resource.
MIMO is used in many modern wireless and RF technologies, including Wi-Fi and Long-Term Evolution (LTE). 3GPP first specified MIMO for LTE in 2008 in its Release 8, which variant used two transmitters and two receivers, 2×2 MIMO, and subsequent enhancement in processing power has enabled use of more simultaneous data streams in wireless networks with current 4G LTE networks using 4×4 MIMO. The very short wavelengths at mm Wave frequencies result in smaller antenna dimensions and for 5G NR, 3GPP has specified 128 or 192 Antenna elements (8×4 MIMO). This expansion in the size of MIMO antenna along with number of Transceivers has led to the term Massive MIMO.
Massive MIMO is based on three key concepts of spatial diversity, spatial multiplexing, and beam forming. While existing disclosures pertaining to design/architecture of Massive MIMO Radio Units (MRUs) make the overall device very costly, high on power consumption, thermally inefficient, bulky and requires interoperability and coupling with various separate/currently independent/non-conformant, and cabled components such as antenna components and transceiver elements which complicates the overall design and construction. There is therefore a need for a MRU and units/sub-units thereof that can integrate all these components together efficiently, and accordingly offer a cost-effective solution, size constrained, and thermally optimal design that blind mates making it a cable-less design.
In an aspect, the present disclosure relates to a Radio Frequency (RF) Front End Module (RFEM) board. The RFEM board may include a plurality of receive chains for signal reception and a plurality of transmit chains for signal transmission. The RFEM board may receive RF control signals, and process said received RF control signals through one or more gain blocks and power amplifiers to amplify the received RF control signals across one or more of the plurality of transmit and receive chains to generate power from each chain.
In an embodiment, an antenna filter unit (AFU) may be operatively coupled with the RFEM board to facilitate beam forming to multiple users.
In yet another embodiment, the RFEM board may include a plurality of observation chains configured as Digital Predistortion (DPD) feedback paths from one or more Power Amplifiers (PAs) of the RFEM board to one or more FPGAs of HSTB for linearization. In an embodiment, at least one of the plurality of observation chains carry a directional coupler, a digital step attenuator (DSA), and a matching network.
In an embodiment, the RFEM board may include 32 transmit chains and 32 receive chains, where at least one of the plurality of transmit chains carry matching balun, pre-driver amplification stage, and final RF power amplification stage as part of a final stage of power amplification (PA). In an embodiment, at least one of the plurality of receive chains carry low noise amplifier (LNA) band pass SAW filter and a matching network.
In an embodiment, the RFEM board may include a plurality of layers having a receiver section to receive RF signals from a user equipment (UE), and decode the received RF signals in the receiver section using receivers that form part of the plurality of receive chains, based on which the decoded RF signals are converted into digital signals and transmitted to upper layers having RF connectors.
In another embodiment, the RFEM board may include an RF Time Division Duplex (TDD) switch that may combine each transmit-receive pair, where a circulator and one nor more cavity filter(s) may be configured between each RF TDD switch and an antenna port.
In yet another embodiment, the RFEM board may be blind mated with the HSTB to remove complexity of cable routing and avoid RF signal oscillations.
In another aspect, the present disclosure relates to a user equipment (UE) including one or more primary processors communicatively coupled to one or more processors of a multiple input multiple output (MIMO) radio unit through a network, the one or more primary processors coupled with a memory, where the memory stores instructions which when executed by the one or more primary processors cause the UE to transmit one or more RF control signals to the MIMO radio unit. The RFEM board in the MIMO radio unit is configured with a plurality of transmit chains for signal transmission chains and a plurality of receive chains for signal reception. The RFEM board may receive the one or more RF control signals and process the received one or more RF control signals through one or more gain blocks and power amplifiers to amplify the received one or more RF control signals across one or more of the plurality of transmit and receive chains to generate power from each chain.
In an aspect, the present disclosure relates to a non-transitory computer readable medium including processor-executable instructions that cause a processor to transmit one or more radio frequency (RF) control signals to a multiple input multiple output (MIMO) radio unit, wherein a Radio Frequency (RF) Front End Module (RFEM) board in the MIMO radio unit is configured with a plurality of transmit chains for signal transmission, and a plurality of receive chains for signal reception, wherein the RFEM board receives the one or more RF control signals, and processes said received one or more RF control signals through one or more gain blocks and power amplifiers to amplify the received one or more RF control signals across one or more of the plurality of transmit and receive chains to generate power from each chain.
An object of the present invention is to provide higher spectral efficiency by allowing its antenna array to focus narrow beams towards a user.
An object of the present invention is to provide higher energy Efficiency system as the antenna array is focused in a small specific section, it requires less radiated power and reduces the energy requirement in massive multiple input and multiple output (MIMO) systems.
An object of the present invention is to increase the data rate and capacity of wireless systems.
An object of the present invention is to facilitate more reliable and accurate user tracking.
An object of the present invention is to eliminate high Power Consumption.
An object of the present invention is to reduce the Latency and increases the reliability of the network.
An object of the present invention is to provide a cable less design of Massive MIMO radio unit.
An object of the present invention is provide a Massive MIMO standalone unit placed in a single convection cooled enclosure and weighing less than 25-29 kg.
An object of the present invention is to provide a Massive MIMO standalone unit that comprises of lower layer PHY section, ORAN compliant Fronthaul on 25G optical interface, Digital Front End support for 32 transmit and receive chains using commercial grade three or more field programmable gate array/application specific integrated circuits (FPGAs/ASICs).
An object of the present invention is to provide a Massive MIMO standalone unit that includes IEEE 1588v2 PTP based Clock synchronization architecture on 25G optical interface using system synchronizer integrated circuit (IC) and clock generators. An object of the present invention is to provide a Radio Frequency (RF) Front End Module (RFEM) board that can include a plurality of transmit chains for signal transmission chains and a plurality of receive chains for signal reception. The RFEM can receive RF control signals and process the received RF control signals through one or more gain blocks and power amplifiers to amplify the received RF control signals across one or more of the plurality of transmit and receive chains to generate power from each chain.
The accompanying drawings, which are incorporated herein, and constitute a part of this invention, illustrate exemplary embodiments of the disclosed methods and systems in which like reference numerals refer to the same parts throughout the different drawings. Components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present invention. Some drawings may indicate the components using block diagrams and may not represent the internal circuitry of each component. It will be appreciated by those skilled in the art that invention of such drawings includes the invention of electrical components, electronic components or circuitry commonly used to implement such components.
The foregoing shall be more apparent from the following more detailed description of the invention.
In the following description, for the purposes of explanation, various specific details are set forth in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent, however, that embodiments of the present disclosure may be practiced without these specific details. Several features described hereafter can each be used independently of one another or with any combination of other features. An individual feature may not address all of the problems discussed above or might address only some of the problems discussed above. Some of the problems discussed above might not be fully addressed by any of the features described herein.
The ensuing description provides exemplary embodiments only, and is not intended to limit the scope, applicability, or configuration of the disclosure. Rather, the ensuing description of the exemplary embodiments will provide those skilled in the art with an enabling description for implementing an exemplary embodiment. It should be understood that various changes may be made in the function and arrangement of elements without departing from the spirit and scope of the invention as set forth.
Specific details are given in the following description to provide a thorough understanding of the embodiments. However, it will be understood by one of ordinary skill in the art that the embodiments may be practiced without these specific details. For example, circuits, systems, networks, processes, and other components may be shown as components in block diagram form in order not to obscure the embodiments in unnecessary detail. In other instances, well-known circuits, processes, algorithms, structures, and techniques may be shown without unnecessary detail in order to avoid obscuring the embodiments.
Also, it is noted that individual embodiments may be described as a process which is depicted as a flowchart, a flow diagram, a data flow diagram, a structure diagram, or a block diagram. Although a flowchart may describe the operations as a sequential process, many of the operations can be performed in parallel or concurrently. In addition, the order of the operations may be re-arranged. A process is terminated when its operations are completed but could have additional steps not included in a figure. A process may correspond to a method, a function, a procedure, a subroutine, a subprogram, etc. When a process corresponds to a function, its termination can correspond to a return of the function to the calling function or the main function.
The word “exemplary” and/or “demonstrative” is used herein to mean serving as an example, instance, or illustration. For the avoidance of doubt, the subject matter disclosed herein is not limited by such examples. In addition, any aspect or design described herein as “exemplary” and/or “demonstrative” is not necessarily to be construed as preferred or advantageous over other aspects or designs, nor is it meant to preclude equivalent exemplary structures and techniques known to those of ordinary skill in the art. Furthermore, to the extent that the terms “includes,” “has,” “contains,” and other similar words are used in either the detailed description or the claims, such terms are intended to be inclusive-in a manner similar to the term “comprising” as an open transition word-without precluding any additional or other elements.
Reference throughout this specification to “one embodiment” or “an embodiment” or “an instance” or “one instance” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
In the disclosure, various embodiments are described using terms used in some communication standards (e.g., 3rd generation partnership project (3GPP), extensible radio access network (xRAN), and open-radio access network (O-RAN)), but these are merely examples for description. Various embodiments of the disclosure may also be easily modified and applied to other communication systems.
Typically, a base station is a network infrastructure that provides wireless access to one or more terminals. The base station has coverage defined to be a predetermined geographic area based on the distance over which a signal may be transmitted. The base station may be referred to as, in addition to “base station,” “access point (AP),” “evolved NodeB (eNodeB) (eNB),” “5G node (5th generation node),” “next generation NodeB (gNB),” “wireless point,” “transmission/reception point (TRP),” or other terms having equivalent technical meanings.
The present disclosure relates to an ORAN compliant5G Massive MIMO Radio Unit (MRU) (alternatively and interchangeably also referred to as “5G MRU” or “RU” hereinafter). In an exemplary and non-limiting embodiment, the present disclosure provides a hardware architecture and design of a multiple antenna configuration 32T32R based 5G Massive MIMO Radio Unit (MRU) for standalone mode, wherein the proposed 5G MRU is a radio unit (RU) connected to a Combined Central and Distributed Unit (CCDU) on Fronthaul interface using 25G optical interface and is compliant to 3GPP (Third Generation Partnership Project) based ORAN (Open Radio Access Network) specifications. The proposed MRU can be configured in a manner such that, in an exemplary implementation, there are three cell-cites and three (3) corresponding MRUs are used with the CCDU, wherein each MRU can be connected to the CCDU through the 25G interface.
In an exemplary aspect, the proposed 5G MRU comprises a lower PHY (Physical) portion of L1 layer with network layer split of 7.2× (O-RAN Alliance fronthaul specification between O-DU to O-RRU), a baseband section, a RF (Radio Frequency) Front End module (RFEM), and an Antenna Filter Unit (AFU) as part of a single enclosure/unit for easy and efficient installation. It is however to be appreciated that design and architecture of each of the components/units of the proposed RU is novel and inventive as regards the proposed invention is concerned and hence each would be protected through a respective patent application.
With reference to
In an aspect, the radio unit can further include an antenna filter unit (AFU) (280) operatively coupled with the RFEM (250) to facilitate beam forming to multiple users.
In yet another aspect, the RFEM (250) can further include a plurality of observation chains configured as Digital Predistortion (DPD) feedback paths from one or more Power Amplifiers (PAS) (254) of the RFEM (250) to one or more FPGAs/ASICs (202) of HSTB (200) for linearization. In an aspect, at least one of the plurality of observation chains carry a directional coupler (256), a digital step attenuator (DSA) (258) and a matching network.
The RFEM (250) can include 16 transmit chains and 16 receive chains, wherein at least one of the plurality of transmit chains carry matching balun, pre-driver amplification stage (260), and final RF power amplification stage as part of the final stage of power amplification (PA), wherein at least one of the plurality of receive chains carry low noise amplifier (LNA) band pass SAW filter (262) and a matching network.
In an aspect, the RFEM (250) can include a plurality of layers having a receiver section to receive RF signals from a user equipment (UE), and decode the received RF signals in the receiver section using receivers that form part of the plurality of receive chains, based on which the decoded RF signals are converted into digital and transmitted to upper layers having RF connectors.
In another aspect, the RFEM (250) can include an RF TDD (Radio Frequency Time Division Duplex) switch that can combine each transmit-receive pair, wherein a circulator (264) and one nor more cavity filter(s) can be configured between each RF TDD switch and an antenna port.
In yet another aspect, the RFEM (250) can be blind mated with the HSTB (200) to remove complexity of cable routing and avoid RF signal oscillations. Blind mating reduces production and installation costs. Further, blind mating minimizes errors during assembly and reduces the downtime required for maintenance.
The present disclosure further relates to a user equipment that is communicatively coupled with radio unit as described above.
The present disclosure further relates to a Radio Frequency (RF) Front End Module (RFEM) (250) board that can include a plurality of transmit chains for signal transmission; and a plurality of receive chains for signal reception, wherein the RFEM (250) can receive RF control signals and process the received RF control signals through one or more gain blocks and power amplifiers to amplify the received RF control signals across one or more of the plurality of transmit and receive chains to generate power from each chain.
In an exemplary aspect, with respect to
In an exemplary aspect, the L1 lower layer PHY development and bit stream generation can be implemented/undertaken in the FPGA 202 itself. L1 higher layer can be configured on the CCDU below the tower, wherein the L2 and L3 are configured on the distributed unit, wherein a macro-site typically includes a central unit node (server side) and a distributed unit node (configured between the CU and RUs). The present invention merges the central unit node with the distributed unit node so as to form a CCDU that interfaces through the 25G optical interface with the RUs/MRUs as proposed in the instant disclosure. The proposed MRU can further include an IEEE 1588v2 PTP based clock synchronization architecture on the 25G optical interface 204 using system synchronizer IC and clock generators.
The proposed MRU 100 can further include an Integrated 8×8 cross pole MIMO antenna with 32 cavity filter as a one unit known as Antenna Filter Unit (AFU) 350. The proposed MRU 100, as configured, can be blind mated and possess a cable less design.
In an exemplary and non-limiting aspect of the present disclosure, the proposed 5G MRU 100 is a 200 W high power gNB that operates in macro class (typically 6.25 W or 38 dBm per antenna port), and is configured to provide macro-level wide-area solutions for coverage and capacity that can find utility in Dense Urban morphologies, and in hot zone/hot spot areas having high traffic and QoS demands. The proposed 5G MRU 100 brings together a lower layer PHY section, a RF transceiver based on commercial grade FPGAs for 32 transmit and receive chains (as part of the HSTB 200), a RF Front End Module (RFEM) 300 that includes RF power amplifiers, Low noise amplifiers (LNA), and RF switches for 32 chains, and a 8*8 MIMO antenna along with 32 cavity filters known as Antenna Filter Unit (AFU) 350 as part of a single convection cooled enclosure and weighing less than 25-29 kg. In an aspect, Macro gNB can provide good coverage and capacity for dense urban clutter owing to 8 beams in the downlink and 4 uplink beams support under multi-UE scenarios. The proposed 5G MRU 100 can be deployed at high rise buildings, dense clutters, and hotspot locations where traffic demand is significantly high and cannot be served by 4G gNB alone for coverage and capacity boosts.
In another aspect, the proposed 5G MRU can be configured as a design with integrated antenna and cavity filter solution without requiring use of cable, making it a cable less design. The proposed MRU 100 can be deployed in tower sites, GBTs and GBMs. The MRU can be deployed quickly so as to deliver high performance with low power consumption, making the MRU a power efficient solution. The proposed MRU can be connected to a CCDU below the tower on a single 25G optical front haul interface that is 3GPP ORAN compliant.
In an aspect, the proposed 5G MRU is a high power gNB (Next Generation Node B) that operates in macro class (typically ≤38 dBm per antenna port), and can be configured to complement macro-level wide-area solutions for coverage and capacity. In an exemplary aspect, high level architecture of the proposed 32T32R 5G NR MRU can include a
High Speed Transceiver Board (HSTB) 200, a 32T32R RF Frond End Module (RFEM) Board 250, an Antenna Filter Unit (AFU) 280, and a mechanical housing (in an instance, there can be two housings, one for the HSTB 200 and one for the RFEM 250). The proposed MRU construction further facilitates and enables optimal heat dissipation owing to operation in weather conditions ranging from −10 degrees to 50 degrees C.
In an exemplary aspect, the proposed 5G NR MRU 100 brings together lower layer PHY section, RF transceiver based on commercial grade FPGAs for 32 transmit and receive chains with the RF sampling (No Intermediate Frequency stage) (as part of the HSTB 200), RF front end module (RFEM) 250 that includes RF power amplifiers, Low noise amplifiers (LNA), and RF switches for 32 chains, and 8*8 MIMO antenna along with 32 cavity filters known as Antenna Filter Unit (AFU) 280 in a single convection cooled enclosure and weighing ≤29 kg. For better clarity, the present disclosure interchangeably uses the term RFEM and RFEB and therefore reference to the term ‘module’ and ‘board’ are interchangeable in this context.
In an exemplary implementation, the proposed MRU 100 comprises 64 connectors, 32 on each of transmit and receiver side, and two DC connectors, each connector having 25 pins, making it 50 pins across the two DC connectors. These connectors are configured on the HSTB 200 in manner such that they blindly connect/map/mate/sandwich with the RFEM board 250, one on top of the other.
In an aspect, the proposed design architecture comprises of a control plane, user plane, and a synchronization plane, wherein the control plane is configured to control the configuration of the units/sub-units that form part of the proposed MRU 100 from a distance-place perspective, and wherein the user plane comprises of the user data, and finally wherein the synchronization plane is configured to utilize precision time-based protocol (PTP) on the instant 25G interface so as to synchronize the unit/sub-units with respect to a global clock using a timing protocol (i.e. the slave device would sync its clock with the master device in terms of the phase and the frequency), and maintain consistency/sync with the CCDU.
It would be appreciated that the proposed MRU meets all the RF performance requirements mentioned in 3GPP standard (TS 38.141) after integrating TDD based 5G NR MRU with Crest Factor Reduction (CFR) and digital pre-distortion (DPD) modules in digital front end lineup. Furthermore, the MRU has low power consumption and thermally handled optimally by the IP65 ingress protected mechanical housing.
In an exemplary aspect, the RFEM board 250 can be configured to receive control signals (RF signals) from the HSTB 200 along with a power supply through a connector. RFFE/RFEM board can be configured act as a signal extended so as to incorporate 32 transmit chains for signal transmission, 32 receive chains for signal reception, and 32 observation chains that can act as Digital Predistortion (DPD) feedback paths from Power Amplifiers (PAs) to FPGA for linearization. RFEM board essentially, using gain blocks and power amplifiers, amplifies each received RF signal from the HSTB across each chain so as to generate power of 6.25 Watts from each chain. Considering 32 chains that form part of the proposed RFEM board, a cumulative power of around 200 Watts is generated, equating to 53 dBm. In an aspect, each transmit chain can be configured to carry matching balun, pre-driver amplification, and final RF power amplification as part of the final stage of power amplification (PA). In an exemplary aspect, the peak power consumption of the proposed MRU is around 780-800 W and therefore for 200 W delivery, the system peak power conservation efficiency is around ˜25%.
Each receive chain, on the other hand, can be configured to carry low noise amplifier (LNA) band pass SAW filter and matching network. Each observation chain can be configured to carry directional coupler, digital step attenuator (DSA) and matching network.
In an aspect, the RFEM board can include 10 or more layers and can include a receiver section that can receive amplified RF signal from the 5E user equipment (UE) and decode the signals in the receiver section using 32 receivers, post which the RF signal is converted into digital and transmitted to the upper layers having RF connectors.
In an aspect, the proposed board can include an RF TDD switch that can combine each transmit-receive pair. Circulator and Cavity filter(s) can be used between each RF switch to antenna port. In an aspect, RF Front End Board (RFFE) can be configured to blind mate with High Speed Transceiver Board (HSTB), thus removing the complexity of cable routing to avoid RF signal oscillations. The mating bullets provides robust connection between HBTB and RFFE so to meet optimal design considerations including but not limited to providing target 200 W output power.
In an aspect, the proposed MRU is able to achieve system noise figure levels of 3.0-3.1 dB owing to the design and layout of the MRU architecture and reduction in the amount of the losses and the number of cables and enabling blind-mating.
Bus 420 communicatively couples processor(s) 470 with the other memory, storage and communication blocks.
Optionally, operator and administrative interfaces, e.g. a display, keyboard, and a cursor control device, may also be coupled to bus 420 to support direct operator interaction with a computer system. Other operator and administrative interfaces can be provided through network connections connected through communication port 460. Components described above are meant only to exemplify various possibilities. In no way should the aforementioned exemplary computer system limit the scope of the present disclosure.
While considerable emphasis has been placed herein on the preferred embodiments, it will be appreciated that many embodiments can be made and that many changes can be made in the preferred embodiments without departing from the principles of the invention. These and other changes in the preferred embodiments of the invention will be apparent to those skilled in the art from the disclosure herein, whereby it is to be distinctly understood that the foregoing descriptive matter to be implemented merely as illustrative of the invention and not as limitation.
A portion of the disclosure of this patent document contains material which is subject to intellectual property rights such as, but are not limited to, copyright, design, trademark, IC layout design, and/or trade dress protection, belonging to Jio Platforms Limited (JPL) or its affiliates (herein after referred as owner). The owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all rights whatsoever. All rights to such intellectual property are fully reserved by the owner.
The present disclosure provides higher spectral efficiency by allowing its antenna array to focus narrow beams towards a user.
The present disclosure provides higher energy efficiency system as the antenna array is focused in a small specific section, and requires less radiated power and reduces the energy requirement in massive MIMO systems.
The present disclosure increases the data rate and capacity of wireless systems.
The present disclosure facilitates more reliable and accurate user tracking.
The present disclosure eliminates high Power Consumption.
The present disclosure reduces latency and increases reliability of network.
The present disclosure provides a cable less design of Massive MIMO radio unit.
The present disclosure provides a Massive MIMO standalone unit placed in a single convection cooled enclosure and weighing less than 25-29 kg.
The present disclosure provides a Massive MIMO standalone unit that comprises of lower layer PHY section, ORAN compliant Fronthaul on 25G optical interface, Digital Front End support for 32 transmit and receive chains using commercial grade three FPGAs.
The present disclosure provides a Massive MIMO standalone unit that includes IEEE 1588v2 PTP based Clock synchronization architecture on 25G optical interface using system synchronizer IC and clock generators.
The present disclosure provides a Radio Frequency (RF) Front End Module (RFEM) board that can include a plurality of transmit chains for signal transmission; and a plurality of receive chains for signal reception, wherein the RFEM can receive RF control signals and process the received RF control signals through one or more gain blocks and power amplifiers to amplify the received RF control signals across one or more of the plurality of transmit and receive chains to generate power from each chain.
Number | Date | Country | Kind |
---|---|---|---|
202221018411 | Mar 2022 | IN | national |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/IB2023/052346 | 3/11/2023 | WO |