System and method for addressing a MEMS display

Information

  • Patent Grant
  • 7142346
  • Patent Number
    7,142,346
  • Date Filed
    Friday, February 4, 2005
    19 years ago
  • Date Issued
    Tuesday, November 28, 2006
    17 years ago
Abstract
A system and method for addressing an array of MEMS display elements, such as interferometric modulators, from a drive control. A display includes groups of display elements that are addressed with a commonly applied drive signal. In one embodiment, the groups of display elements are configured to have different response times and are driven by pulses of varying length indicative of those response times. In another embodiment, the groups of display elements are configured to have different actuation voltages and are driven by pulses of varying voltage indicative of those actuation voltages.
Description
BACKGROUND

1. Field


The field of the invention relates to microelectromechanical systems (MEMS).


2. Description of the Related Technology


Microelectromechanical systems (MEMS) include micro mechanical elements, actuators, and electronics. Micromechanical elements may be created using deposition, etching, and or other micromachining processes that etch away parts of substrates and/or deposited material layers or that add layers to form electrical and electromechanical devices. One type of MEMS device is called an interferometric modulator. An interferometric modulator may comprise a pair of conductive plates, one or both of which may be transparent and/or reflective in whole or part and capable of relative motion upon application of an appropriate electrical signal. One plate may comprise a stationary layer deposited on a substrate, the other plate may comprise a metallic membrane separated from the stationary layer by an air gap. Such devices have a wide range of applications, and it would be beneficial in the art to utilize and/or modify the characteristics of these types of devices so that their features can be exploited in improving existing products and creating new products that have not yet been developed.


SUMMARY

The system, method, and devices of the invention each have several aspects, no single one of which is solely responsible for its desirable attributes. Without limiting the scope of this invention, its more prominent features will now be discussed briefly. After considering this discussion, and particularly after reading the section entitled “Detailed Description of Preferred Embodiments” one will understand how the features of this invention provide advantages over other display devices.


One embodiment is a light modulator that includes an array of elements at least some of which have different values of deflection versus addressing pulse width. The light modulator further includes addressing circuitry configured to provide addressing pulses of varying width to the array of elements such that different combinations of elements switch in a selectable manner, depending upon the width of the addressing pulses.


Another embodiment is a light modulator that includes an array of elements having differing values of deflection versus applied voltage. The light modulator further includes addressing circuitry configured to provide addressing pulses of varying voltage level to the array of elements such that different combinations of elements switch in a selectable manner, depending upon the voltage level of the addressing pulses.


Another embodiment is a display including a plurality of MEMS elements arranged in rows. The MEMS elements of each of the rows are further arranged in subrows. The subrows of each row are electrically connected. The display further includes a plurality of resistors. Each of the resistors is connected to a respective one of the subrows. The respective one of the resistors for each of the subrows of each row has a different resistance from the resistors connected to the other subrows of the row.


Another embodiment is a method of addressing a plurality of display elements having at least a first and second display element and characterized by respective response thresholds. The method includes generating a first pulse characterized by a parameter having a value greater than the response threshold of the first display element and less than the response threshold of the second display element. The method further includes applying the first pulse to the plurality of display elements.


One embodiment is a driver circuit for addressing a plurality of display elements having at least a first and second display element and characterized by respective response thresholds. The driver circuit includes means for generating a first pulse characterized by a parameter having a value greater than the response threshold of the first display element and less than the response threshold of the second display element. The driver circuit further includes means for applying the first pulse to the plurality of display elements.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is an isometric view depicting a portion of one embodiment of an interferometric modulator display in which a movable reflective layer of a first interferometric modulator is in a released position and a movable reflective layer of a second interferometric modulator is in an actuated position.



FIG. 2 is a system block diagram illustrating one embodiment of an electronic device incorporating a 3×3 interferometric modulator display.



FIG. 3 is a diagram of movable mirror position versus applied voltage for one exemplary embodiment of an interferometric modulator of FIG. 1.



FIG. 4 is an illustration of a set of row and column voltages that may be used to drive an interferometric modulator display.



FIGS. 5A and 5B illustrate one exemplary timing diagram for row and column signals that may be used to write a frame of display data to the 3×3 interferometric modulator display of FIG. 3.



FIG. 6A is a cross section of the device of FIG. 1.



FIG. 6B is a cross section of an alternative embodiment of an interferometric modulator.



FIG. 6C is a cross section of another alternative embodiment of an interferometric modulator.



FIG. 7 is a partial schematic diagram of an embodiment of an interferometric modulator display in which the rows have been subdivided into three subrows that share a common driver connection.



FIG. 8 is a timing diagram that illustrates a series of row and column signals applied to the top row of the embodiment of the array of FIG. 7 to produce the illustrated display arrangement.



FIG. 9 is a diagram, similar to that of FIG. 3, of movable mirror position versus applied positive voltage illustrating an exemplary embodiment of three interferometric modulators that have nested stability windows.



FIG. 10 is a timing diagram that illustrates a series of row and column signals applied to the top row of the embodiment of the array of FIG. 10A to produce the illustrated display arrangement.



FIG. 11 is a flowchart illustrating one embodiment of a method of driving an interferometric modulator array such as described with respect to FIGS. 6 and 7.





DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

In preferred embodiments, the invention addresses a group of display elements with a drive signal applied through a common driver connection to the group of display elements. The display can thus produce more shades of gray, or color, with a smaller number of leads than would be necessary if drive signal for each display element were applied through separate leads for each display element.


The following detailed description is directed to certain specific embodiments of the invention. However, the invention can be embodied in a multitude of different ways. In this description, reference is made to the drawings wherein like parts are designated with like numerals throughout. As will be apparent from the following description, the invention may be implemented in any device that is configured to display an image, whether in motion (e.g., video) or stationary (e.g., still image), and whether textual or pictorial. More particularly, it is contemplated that the invention may be implemented in or associated with a variety of electronic devices such as, but not limited to, mobile telephones, wireless devices, personal data assistants (PDAs), hand-held or portable computers, GPS receivers/navigators, cameras, MP3 players, camcorders, game consoles, wrist watches, clocks, calculators, television monitors, flat panel displays, computer monitors, auto displays (e.g., odometer display, etc.), cockpit controls and/or displays, display of camera views (e.g., display of a rear view camera in a vehicle), electronic photographs, electronic billboards or signs, projectors, architectural structures, packaging, and aesthetic structures (e.g., display of images on a piece of jewelry). MEMS devices of similar structure to those described herein can also be used in non-display applications such as in electronic switching devices.


One interferometric modulator display embodiment comprising an interferometric MEMS display element is illustrated in FIG. 1. In these devices, the pixels are in either a bright or dark state. In the bright (“on” or “open”) state, the display element reflects a large portion of incident visible light to a user. When in the dark (“off” or “closed”) state, the display element reflects little incident visible light to the user. Depending on the embodiment, the light reflectance properties of the “on” and “off” states may be reversed. MEMS pixels can be configured to reflect predominantly at selected colors, allowing for a color display in addition to black and white.



FIG. 1 is an isometric view depicting two adjacent pixels in a series of pixels of a visual display, wherein each pixel comprises a MEMS interferometric modulator. In some embodiments, an interferometric modulator display comprises a row/column array of these interferometric modulators. Each interferometric modulator includes a pair of reflective layers positioned at a variable and controllable distance from each other to form a resonant optical cavity with at least one variable dimension. In one embodiment, one of the reflective layers may be moved between two positions. In the first position, referred to herein as the released state, the movable layer is positioned at a relatively large distance from a fixed partially reflective layer. In the second position, the movable layer is positioned more closely adjacent to the partially reflective layer. Incident light that reflects from the two layers interferes constructively or destructively depending on the position of the movable reflective layer, producing either an overall reflective or non-reflective state for each pixel.


The depicted portion of the pixel array in FIG. 1 includes two adjacent interferometric modulators 12a and 12b. In the interferometric modulator 12a on the left, a movable and highly reflective layer 14a is illustrated in a released position at a predetermined distance from a fixed partially reflective layer 16a. In the interferometric modulator 12b on the right, the movable highly reflective layer 14b is illustrated in an actuated position adjacent to the fixed partially reflective layer 16b.


The fixed layers 16a, 16b are electrically conductive, partially transparent and partially reflective, and may be fabricated, for example, by depositing one or more layers each of chromium and indium-tin-oxide onto a transparent substrate 20. The layers are patterned into parallel strips, and may form row electrodes in a display device as described further below. The movable layers 14a, 14b may be formed as a series of parallel strips of a deposited metal layer or layers (orthogonal to the row electrodes 16a, 16b) deposited on top of posts 18 and an intervening sacrificial material deposited between the posts 18. When the sacrificial material is etched away, the deformable metal layers are separated from the fixed metal layers by a defined air gap 19. A highly conductive and reflective material such as aluminum may be used for the deformable layers, and these strips may form column electrodes in a display device.


With no applied voltage, the cavity 19 remains between the layers 14a, 16a and the deformable layer is in a mechanically relaxed state as illustrated by the pixel 12a in FIG. 1. However, when a potential difference is applied to a selected row and column, the capacitor formed at the intersection of the row and column electrodes at the corresponding pixel becomes charged, and electrostatic forces pull the electrodes together. If the voltage is high enough, the movable layer is deformed and is forced against the fixed layer (a dielectric material which is not illustrated in this Figure may be deposited on the fixed layer to prevent shorting and control the separation distance) as illustrated by the pixel 12b on the right in FIG. 1. The behavior is the same regardless of the polarity of the applied potential difference. In this way, row/column actuation that can control the reflective vs. non-reflective pixel states is analogous in many ways to that used in conventional LCD and other display technologies.



FIGS. 2 through 5 illustrate one exemplary process and system for using an array of interferometric modulators in a display application. FIG. 2 is a system block diagram illustrating one embodiment of an electronic device that may incorporate aspects of the invention. In the exemplary embodiment, the electronic device includes a processor 21 which may be any general purpose single- or multi-chip microprocessor such as an ARM, Pentium®, Pentium II®, Pentium III®, Pentium IV®, Pentium® Pro, an 8051, a MIPS®, a Power PC®, an ALPHA®, or any special purpose microprocessor such as a digital signal processor, microcontroller, or a programmable gate array. As is conventional in the art, the processor 21 may be configured to execute one or more software modules. In addition to executing an operating system, the processor may be configured to execute one or more software applications, including a web browser, a telephone application, an email program, or any other software application.


In one embodiment, the processor 21 is also configured to communicate with an array controller 22. In one embodiment, the array controller 22 includes a row driver circuit 24 and a column driver circuit 26 that provide signals to a pixel array 30. The cross section of the array illustrated in FIG. 1 is shown by the lines 11 in FIG. 2. For MEMS interferometric modulators, the row/column actuation protocol may take advantage of a hysteresis property of these devices illustrated in FIG. 3. It may require, for example, a 10 volt potential difference to cause a movable layer to deform from the released state to the actuated state. However, when the voltage is reduced from that value, the movable layer maintains its state as the voltage drops back below 10 volts. In the exemplary embodiment of FIG. 3, the movable layer does not release completely until the voltage drops below 2 volts. There is thus a range of voltage, about 3 to 7 V in the example illustrated in FIG. 3, where there exists a window of applied voltage within which the device is stable in either the released or actuated state. This is referred to herein as the “hysteresis window” or “stability window.” For a display array having the hysteresis characteristics of FIG. 3, the row/column actuation protocol can be designed such that during row strobing, pixels in the strobed row that are to be actuated are exposed to a voltage difference of about 10 volts, and pixels that are to be released are exposed to a voltage difference of close to zero volts. After the strobe, the pixels are exposed to a steady state voltage difference of about 5 volts such that they remain in whatever state the row strobe put them in. After being written, each pixel sees a potential difference within the “stability window” of 3–7 volts in this example. This feature makes the pixel design illustrated in FIG. 1 stable under the same applied voltage conditions in either an actuated or released pre-existing state. Since each pixel of the interferometric modulator, whether in the actuated or released state, is essentially a capacitor formed by the fixed and moving reflective layers, this stable state can be held at a voltage within the hysteresis window with almost no power dissipation. Essentially no current flows into the pixel if the applied potential is fixed.


In typical applications, a display frame may be created by asserting the set of column electrodes in accordance with the desired set of actuated pixels in the first row. A row pulse is then applied to the row I electrode, actuating the pixels corresponding to the asserted column lines. The asserted set of column electrodes is then changed to correspond to the desired set of actuated pixels in the second row. A pulse is then applied to the row 2 electrode, actuating the appropriate pixels in row 2 in accordance with the asserted column electrodes. The row 1 pixels are unaffected by the row 2 pulse, and remain in the state they were set to during the row 1 pulse. This may be repeated for the entire series of rows in a sequential fashion to produce the frame. Generally, the frames are refreshed and/or updated with new display data by continually repeating this process at some desired number of frames per second. A wide variety of protocols for driving row and column electrodes of pixel arrays to produce display frames are also well known and may be used in conjunction with the present invention.



FIGS. 4 and 5 illustrate one possible actuation protocol for creating a display frame on the 3×3 array of FIG. 2. FIG. 4 illustrates a possible set of column and row voltage levels that may be used for pixels exhibiting the hysteresis curves of FIG. 3. In the FIG. 4 embodiment, actuating a pixel involves setting the appropriate column to −Vbias, and the appropriate row to +ΔV, which may correspond to −5 volts and +5 volts respectively Releasing the pixel is accomplished by setting the appropriate column to +Vbias, and the appropriate row to the same +ΔV, producing a zero volt potential difference across the pixel. In those rows where the row voltage is held at zero volts, the pixels are stable in whatever state they were originally in, regardless of whether the column is at +Vbias, or −Vbias.



FIG. 5B is a timing diagram showing a series of row and column signals applied to the 3×3 array of FIG. 2 which will result in the display arrangement illustrated in FIG. 5A, where actuated pixels are non-reflective. Prior to writing the frame illustrated in FIG. 5A, the pixels can be in any state, and in this example, all the rows are at 0 volts, and all the columns are at +5 volts. With these applied voltages, all pixels are stable in their existing actuated or released states.


In the FIG. 5A frame, pixels (1,1), (1,2), (2,2), (3,2) and (3,3) are actuated. To accomplish this, during a “line time” for row 1, columns 1 and 2 are set to −5 volts, and column 3 is set to +5 volts. This does not change the state of any pixels, because all the pixels remain in the 3–7 volt stability window. Row 1 is then strobed with a pulse that goes from 0, up to 5 volts, and back to zero. This actuates the (1,1) and (1,2) pixels and releases the (1,3) pixel. No other pixels in the array are affected. To set row 2 as desired, column 2 is set to −5 volts, and columns 1 and 3 are set to +5 volts. The same strobe applied to row 2 will then actuate pixel (2,2) and release pixels (2,1) and (2,3). Again, no other pixels of the array are affected. Row 3 is similarly set by setting columns 2 and 3 to −5 volts, and column 1 to +5 volts. The row 3 strobe sets the row 3 pixels as shown in FIG. 5A. After writing the frame, the row potentials are zero, and the column potentials can remain at either +5 or −5 volts, and the display is then stable in the arrangement of FIG. 5A. It will be appreciated that the same procedure can be employed for arrays of dozens or hundreds of rows and columns. It will also be appreciated that the timing, sequence, and levels of voltages used to perform row and column actuation can be varied widely within the general principles outlined above, and the above example is exemplary only, and any actuation voltage method can be used with the present invention.


The details of the structure of interferometric modulators that operate in accordance with the principles set forth above may vary widely. For example, FIGS. 6A–6C illustrate three different embodiments of the moving mirror structure. FIG. 6A is a cross section of the embodiment of FIG. 1, where a strip of metal material 14 is deposited on orthogonally extending supports 18. In FIG. 6B, the moveable reflective material 14 is attached to supports at the corners only, on tethers 32. In FIG. 6C, the moveable reflective material 14 is suspended from a deformable layer 34. This embodiment has benefits because the structural design and materials used for the reflective material 14 can be optimized with respect to the optical properties, and the structural design and materials used for the deformable layer 34 can be optimized with respect to desired mechanical properties. The production of various types of interferometric devices is described in a variety of published documents, including, for example, U.S. Published Application 2004/0051929. A wide variety of well known techniques may be used to produce the above described structures involving a series of material deposition, patterning, and etching steps.


Data describing a monochrome display image may include one bit of data per pixel. One embodiment of a monochrome display includes one interferometric modulator per pixel, the on or off state of the modulator being set based on the value of the one bit of data per pixel. A greyscale image may include several bits of data per pixel. For example, a “3 bit” grayscale display includes 3 bits of data per pixel that correspond to one of eight shades of gray that may be assigned to each pixel. One embodiment of a display for displaying an exemplary 3 bit grayscale image includes three interferometric modulators for each pixel. To obtain the eight shades, the three modulators reflect light according to a ratio of 1:2:4. In one such embodiment, each of the interferometric modulators includes mirrors having a reflective surface area that varies according to the ratio of 1:2:4. A particular shade in a pixel is obtained in such an embodiment by setting each modulator to an on or off state based on the binary value of a corresponding bit of the 3 bits of data. One embodiment of a color display works similarly except that the color display includes a group of red, green, and blue interferometric modulators. For example, in a 12-bit color display, 4 of the 12 bits correspond to each of 16 intensities of red, green, and blue which are produced by red, green, or blue interferometric modulators. Such greyscale or color displays have more display elements to address than does a monochrome display. In order to address these display elements for such embodiments of gray or color displays, the number of electrical connections to the display control increases. For example, in one embodiment of a 3×3 3-bit grayscale display, each of the rows is subdivided into 3 subrows. Each pixel of such an embodiment of the display comprises the interferometric modulators of the three subrows. One such embodiment has 3*3=9 row driver connections and 3 column driver connections for a total of twelve driver connections rather than the 6 for a 3×3 monochrome display.


One way of reducing the number of driver connections is to electrically connect together a group of modulators, for example, the 3 subrows in the 3 bit grayscale embodiment discussed above, and drive the group with a signal that changes the state of a subset of the electrically connected group.


For example, one way to selectively address a group of electrically connected interferometric modulators is to apply a drive signal in a pulse that is not of a sufficient duration to change the state of some of the group of modulators. Generally, the time period for a particular modulator in the display to change state in response to the leading edge of the row strobe may be referred to as a response time, τ. Note that the term “response time” may refer to either the time for an interferometric modulator to move from a reflective to non-reflective state or the time for the modulator to move from the non-reflective state to the reflective state. In one embodiment of the interferometric modulator display, the time period τ is conceptually the sum of an electrical response time, τRC, and a mechanical response time, τM. With respect to the electrical response time, each of the interferometric modulators in the display is forms a respective circuit that may be characterized by a resistor-capacitor (RC) time constant. The electrical response time, τRC, is the time period from the leading edge of the row strobe pulse to the time that the circuit is charged to the actuation or release voltage across the mirrors. The mechanical response time, τM, is the time period for the movable mirror to physically change positions once the actuation or release voltage has been reached. The time for the modulator to move to a new position, τM, is dependent on factors such as a spring constant associated with the movable mirror of the modulator and the resistance to air of the mirror as it moves. One embodiment of the display includes groups of electrically connected modulators with different response times. By applying a common pulse to the group of modulators that is shorter than the response time of some of the modulators but longer than the response time of other of the modulators, the state of different combinations of the modulators can be set.



FIG. 7 is a partial schematic diagram of an embodiment of an interferometric modulator display, similar to that shown in FIG. 5A, in which the rows have been subdivided into three subrows that share a common driver connection. Each of the subrows defines one interferometric modulator at each column. As discussed above, if a row strobe is applied for a time that is less than the response time, movable mirror of the interferometric modulator substantially maintains its position. In the embodiment of FIG. 7, the interferometric modulators of the subrows are depicted from top to bottom with decreasing response times. In such an embodiment, the interferometric modulators of the subrows may be addressed via the common driver connection by suitably varying the duration of the row strobe so as to change the state of only a selected portion of the subrows.


The response times of an interferometric modulator is affected by the characteristic resistor-capacitor (RC) time of the driver circuit inclusive of the modulator, i.e., the time for the movable mirror of the modulator to be charged to a particular voltage, of the mechanical properties of the modulator, and of the resistance of the movable mirror to moving through air. In the embodiment depicted in FIG. 7, the response times of the interferometric modulators along the subrows are varied by varying the series resistance of each subrow. More particularly, in FIG. 7, each of the subrows is connected via a resistor that provides a progressively lower resistance for each subrow from top to bottom. When a voltage is applied between the mirrors of the modulators, those with the larger resistors take longer to charge, and thus take longer for the voltage difference to fall outside of the stability window for sufficient time for the movable mirror to actuate to a new position.



FIG. 8 is a timing diagram that illustrates a series of row and column signals applied to the top row (Row 1) of the embodiment of the array of FIG. 7 to produce the illustrated display arrangement. The row and column signals in one embodiment are similar to those depicted in FIG. 5B, except that a series of pulses is applied for each row to address each of the subrows, with each of the pulses varying in duration. The reflective state of the display at the end of each line time is illustrated graphically on FIG. 7 below each the pulses of each respective line time. The pulses are applied during a series of line times for each row, one line time for each subrow. The row pulses for each of these line times have magnitudes of +5 volts and a varying (decreasing from left to right) duration. The decreasing duration is selected so that the row pulses address only those modulators in subrows that have response times shorter than the row pulses.


The pulses of FIG. 8 set the state of the display to that depicted in FIG. 7 as follows. For the first line time for Row 1, Column 1, a column potential of −5 volts is applied along with the +5 volt row pulse to set the state of the modulators of each of the subrows in the actuated position as illustrated along the bottom of FIG. 8. The Column 1 potential remains at −5 for the remaining Row 1 lines times to maintain each of the elements in the subrows in the actuated position. In Column 2, a potential of +5 volts is applied in conjunction with the row pulse in the first line time to release all modulators in the subrows in Column 2. During the second line time for Row 1, a Column 2 potential of −5 volts is applied in conjunction with the row pulse so as to actuate the bottom two subrows of Row 1. The duration of the row pulses in the second line time is shorter than the response times of the top subrow, so the states of the modulator in the top subrow is maintained. During the third row time for Row 1, a Column 2 potential is applied at −5 volts in conjunction with the row pulse to actuate the modulator in the bottom subrow. Again, the row pulse duration of the third row time is shorter than the response time of the modulators in all but the bottom subrow so that only the bottom row changes state. The data set for Column 3 is applied according to FIG. 8 to set the state of the subrows of Column 3.


In the illustrated embodiment, each of these line times for a row is approximately the same. However, it is to be recognized that in other embodiments, the line times may be shorter, for example, the line times for a row may shortened to correspond to the shorter row pulse durations of each of the line times of a row. Further, any other suitable drive voltage scheme may be used in place of the exemplary scheme depicted in FIGS. 5B and 7. Further, while the subrows in the illustrated embodiment include varying resistances that vary the RC time of the subrows, in other embodiments, the subrows may have varying capacitances, resistances, or a combination thereof.


In some embodiments, the response time of the interferometric modulators is varied by mechanical differences rather than electrical differences in the subrows. For example, variation in the damping force caused by the air in the small cavity between movable mirror and the fixed mirror can vary the response times. This damping force acts as a resistance to moving the movable mirror through air. In one embodiment, this force is varied by forming holes in the movable mirror to reduce the air pressure against the movable mirror as it actuates and thus changes the electromechanical response of the actuator. In another embodiment, the holes are formed in the deformable film 34 of FIG. 6C. Other similar embodiments of interferometric modulators with varying response times are discussed in U.S. patent application Ser. No. 10/794,737, filed Mar. 3, 2004. In one embodiment, the response time of interferometric modulators of the subrows varies based on variation of a combination of one or more of the RC characteristic, the spring constant, or the air damping force.


In other embodiments, other mechanical properties of the interferometric modulators may be varied so as to vary the mechanical response times of the interferometric modulators between subrows. The response time is dependent on several factors that may be varied, including the thickness, mass, or material of the movable mirror 14 or the deformable layer 34 of FIG. 6C. In some embodiments, interferometric modulators in each of the subrows may have different spring constants. Embodiments may also vary the response times by varying the thicknesses, positions, or composition of the supports.


Rather than having varying response times, in other embodiments, the interferometric modulators of each of the subrows may have varying actuation and release voltages so as to enable a set of electrically connected subrows to be individually addressed. FIG. 9 is a diagram, similar to that of FIG. 3, of movable mirror position versus applied positive voltage illustrating an exemplary embodiment of three interferometric modulators that have respective nested stability windows. The innermost nested hysteresis window, indicated by the traces 802, has an actuation and release voltages having a magnitudes of 8 and 4 volts, respectively. The next nested hysteresis window, indicated by the traces 804, has an actuation and release voltages having a magnitudes of 10 and 2 volts, respectively. The outermost hysteresis window, indicated by the traces 804, has an actuation and release voltages having a magnitudes of 12 and 0 volts, respectively.


The hysteresis window of the modulators associated with each subrow may be selected by varying the geometry and materials of the modulators. In particular, the width (difference between the actuation and release voltages), the location (the absolute values of the actuation and release voltages), and the relative values of the actuation and release voltages may be selected by varying geometric and material properties of the modulators. The varied properties may include, for example, the distance between movable mirror supports, the mass associated with the movable mirror relative to the spring constant, the thickness, tensile stress, or stiffness of the mirror and/or the layers or mechanism that moves the mirror, the dialectic constant or thickness of a dielectric layer between the stationary electrode and the movable electrode. More details of the selection of the hysteresis properties of the interferometric modulators are disclosed in U.S. Provisional Patent No. 60/613,382, entitled “METHOD AND DEVICE FOR SELECTIVE ADJUSTMENT OF HYSTERESIS WINDOW,” filed on Sep. 27, 2004.


In one such embodiment, the interferometric modulators are arranged in subrows as in FIG. 8. The modulators of each of the subrows have hysteresis stability windows that are nested within each other. In the illustrated embodiment, the stability windows are nested from outer to inner, such as the windows depicted FIG. 9, from the top subrow to the bottom subrow. FIG. 10 is a timing diagram that illustrates a series of row and column signals applied to the first row (Row 1) of such an embodiment of an array to produce the illustrated display arrangement. The row and column signals in one embodiment are similar to those depicted in FIG. 8, except that the row pulses vary in magnitude rather than duration. The row pulses decrease in magnitude from left to right, corresponding to the subrows from top to bottom. This decreasing magnitude of the pulses is selected to address only those modulators in subrows that have smaller actuation/greater release voltages. For example, in the illustrated embodiment, potentials of +6 and −6 volts are applied to the columns and row pulses of 2, 4, 6 volts are applied to the row.


The pulses of FIG. 10 set the state of the display to that depicted in FIG. 7 as follows. For the first line time for Row 1, Column 1, a column potential of −6 volts is applied along with the +6 volt row pulse to set the state of the modulators of each of the subrows in the actuated position as illustrated along the bottom of FIG. 8. The Column 1 potential remains at −6 for the remaining Row 1 line times to continue to set the state of each of the elements in the subrows in the actuated position. In Column 2, a potential of +6 volts is applied in conjunction with the row pulse at +6 volts in the first line time to release all modulators in the subrows in Column 2. During the second line time for Row 1, a Column 2 potential of −6 volts is applied in conjunction with a row pulse of +4 volts so as to actuate the bottom two subrows of Row 1. During the third row time for Row 1, a Column 2 potential is applied at −6 volts in conjunction with the row pulse of +2 volts to actuate the modulator in the bottom subrow. The set of pulses for Column 3 is applied according to FIG. 8 to set the state of the subrows of Column 3.



FIG. 11 is a flowchart illustrating one embodiment of a method 850 of updating an embodiment of a display such as in FIGS. 6 and 9A. The method 850 begins at a block 852 in which the driver 22 of FIG. 22 receives image data value for a subrow. In one embodiment, the driver 22 receives the data value from a frame buffer. Next at a block 854, the driver 22 applies a row strobe to all subrows of interferometric modulators along with a column potential that corresponds to the image data value. Moving to block 856, the driver 22 receives the data for the next subrow. Next at block 860, the acts of blocks 854 and 856 are repeated for each of the subrows. In one embodiment, the acts of the blocks 854 and 856 occur at least partially concurrently.


It is to be recognized that while certain embodiments disclosed herein are discussed with respect to “rows” and “columns,” these terms are used for convenience only in describing these embodiments. In other embodiments, the properties attributed to rows or columns in the exemplary embodiments may be completely or partially reversed as would be apparent to one of skill in the art. Further, while embodiments are illustrated in FIGS. 7 and 9B with respect to one particular drive scheme, any other suitable drive scheme may be adapted to vary the duration or magnitude of the applied pulses in accordance with the disclosed invention. In addition, while in one embodiment, the groups of interferometric modulators that share a common driver connection are arranged in subrows, it is to be recognized that other embodiments may include any arrangement of groups of interferometric modulators.


Moreover, while certain embodiments have been discussed with respect to electrically connected groups of interferometric modulators with different response times, and certain other embodiments discussed with respect to electrically connected groups of interferometric modulators with different hysteresis stability windows, other embodiments may include groups of electrically connected modulators that have different response times and different hysteresis stability windows. Such embodiments may be addressed using a series of pulses that vary in both duration and voltage.


While the above detailed description has shown, described, and pointed out novel features of the invention as applied to various embodiments, it will be understood that various omissions, substitutions, and changes in the form and details of the device or process illustrated may be made by those skilled in the art without departing from the spirit of the invention. The scope of the invention is indicated by the appended claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.

Claims
  • 1. A light modulator comprising: an array of elements at least some of which have different values of deflection versus addressing pulse width; andaddressing circuitry configured to provide addressing pulses of varying width to the array of elements such that different combinations of elements switch in a selectable manner, depending upon the width of the addressing pulses.
  • 2. The light modulator of claim 1, wherein at least some different elements of said array have differing mechanical structures to effect differing values of deflection versus addressing pulse width.
  • 3. The light modulator of claim 2, wherein different elements of said array have differing spring constants for deflectable portions of the elements.
  • 4. The light modulator of claim 1, wherein at least some different elements of said array have differing resistor-capacitor (RC) time constants to effect differing values of deflection versus addressing pulse width.
  • 5. The light modulator of claim 1, wherein different elements of said array have differing film thicknesses to effect differing values of deflection versus addressing pulse width.
  • 6. The light modulator of claim 1, further comprising at least one of a resistor or capacitor in series with at least one addressing line.
  • 7. A light modulator comprising: an array of elements having differing values of deflection versus applied voltage; andaddressing circuitry configured to provide addressing pulses of varying voltage level to the array of elements such that different combinations of elements switch in a selectable manner, depending upon the voltage level of the addressing pulses.
  • 8. The light modulator of claim 7, wherein at least some different elements of said array have differing mechanical structures to effect differing values of deflection versus applied voltage.
  • 9. The light modulator of claim 7, wherein at least some different elements of said array have differing film thicknesses to effect differing values of deflection versus applied voltage.
  • 10. The light modulator of claim 9, wherein the differing film thicknesses comprise differing thicknesses of an insulator layer between a deflecting and non-deflecting electrode.
Parent Case Info

This application is a continuation in part of U.S. Application Ser. No. 10/731,989, filed Dec. 9, 2003. This application also claims priority to U.S. Provisional Application No. 60/613,458, titled “PIXEL ELEMENT WITH SUB-PIXELS HAVING DIFFERING ACTUATION VOLTAGES”, filed Sep. 27, 2004, U.S. Provisional Application No. 60/604,896, filed Aug. 27, 2004 titled “METHODS OF ADDRESSING A BI-STABLE MODULATOR”; U.S. Provisional Application No. 60/606,223, filed Aug. 31, 2004, titled “METHODS OF ADDRESSING A BI-STABLE MODULATOR”; and U.S. Provisional Application No. 60/614,032, titled “SYSTEM AND METHOD FOR INTERFEROMETRIC MODULATION”, filed Sep. 27, 2004. Each of the foregoing applications is incorporated by reference, in its entirety.

US Referenced Citations (263)
Number Name Date Kind
3982239 Sherr Sep 1976 A
4403248 te Velde Sep 1983 A
4441791 Hornbeck Apr 1984 A
4459182 te Velde Jul 1984 A
4482213 Piliavin et al. Nov 1984 A
4500171 Penz et al. Feb 1985 A
4519676 te Velde May 1985 A
4566935 Hornbeck Jan 1986 A
4571603 Hornbeck et al. Feb 1986 A
4596992 Hornbeck Jun 1986 A
4615595 Hornbeck Oct 1986 A
4662746 Hornbeck May 1987 A
4681403 te Velde et al. Jul 1987 A
4710732 Hornbeck Dec 1987 A
4856863 Sampsell et al. Aug 1989 A
4859060 Katagiri et al. Aug 1989 A
4954789 Sampsell Sep 1990 A
4956619 Hornbeck Sep 1990 A
4982184 Kirkwood Jan 1991 A
5018256 Hornbeck May 1991 A
5028939 Hornbeck et al. Jul 1991 A
5037173 Sampsell et al. Aug 1991 A
5061049 Hornbeck Oct 1991 A
5078479 Vuilleumier Jan 1992 A
5079544 DeMond et al. Jan 1992 A
5083857 Hornbeck Jan 1992 A
5096279 Hornbeck et al. Mar 1992 A
5099353 Hornbeck Mar 1992 A
5124834 Cusano et al. Jun 1992 A
5142405 Hornbeck Aug 1992 A
5142414 Koehler et al. Aug 1992 A
5162787 Thompson et al. Nov 1992 A
5168406 Nelson Dec 1992 A
5170156 DeMond et al. Dec 1992 A
5172262 Hornbeck Dec 1992 A
5179274 Sampsell Jan 1993 A
5192395 Boysel et al. Mar 1993 A
5192946 Thompson et al. Mar 1993 A
5206629 DeMond et al. Apr 1993 A
5212582 Nelson May 1993 A
5214419 DeMond et al. May 1993 A
5214420 Thompson et al. May 1993 A
5216537 Hornbeck Jun 1993 A
5226099 Mignardi et al. Jul 1993 A
5231532 Magel et al. Jul 1993 A
5233385 Sampsell Aug 1993 A
5233456 Nelson Aug 1993 A
5233459 Bozler et al. Aug 1993 A
5254980 Hendrix et al. Oct 1993 A
5272473 Thompson et al. Dec 1993 A
5278652 Urbanus et al. Jan 1994 A
5280277 Hornbeck Jan 1994 A
5287096 Thompson et al. Feb 1994 A
5287215 Warde et al. Feb 1994 A
5296950 Lin et al. Mar 1994 A
5305640 Boysel et al. Apr 1994 A
5312513 Florence et al. May 1994 A
5323002 Sampsell et al. Jun 1994 A
5325116 Sampsell Jun 1994 A
5327286 Sampsell et al. Jul 1994 A
5331454 Hornbeck Jul 1994 A
5339116 Urbanus et al. Aug 1994 A
5365283 Doherty et al. Nov 1994 A
5411769 Hornbeck May 1995 A
5444566 Gale et al. Aug 1995 A
5446479 Thompson et al. Aug 1995 A
5448314 Heimbuch et al. Sep 1995 A
5452024 Sampsell Sep 1995 A
5454906 Baker et al. Oct 1995 A
5457493 Leddy et al. Oct 1995 A
5457566 Sampsell et al. Oct 1995 A
5459602 Sampsell Oct 1995 A
5461411 Florence et al. Oct 1995 A
5489952 Gove et al. Feb 1996 A
5497172 Doherty et al. Mar 1996 A
5497197 Gove et al. Mar 1996 A
5499062 Urbanus Mar 1996 A
5506597 Thompson et al. Apr 1996 A
5515076 Thompson et al. May 1996 A
5517347 Sampsell May 1996 A
5523803 Urbanus et al. Jun 1996 A
5526051 Gove et al. Jun 1996 A
5526172 Kanack Jun 1996 A
5526688 Boysel et al. Jun 1996 A
5535047 Hornbeck Jul 1996 A
5548301 Kornher et al. Aug 1996 A
5551293 Boysel et al. Sep 1996 A
5552924 Tregilgas Sep 1996 A
5552925 Worley Sep 1996 A
5563398 Sampsell Oct 1996 A
5567334 Baker et al. Oct 1996 A
5570135 Gove et al. Oct 1996 A
5581272 Conner et al. Dec 1996 A
5583688 Hornbeck Dec 1996 A
5589852 Thompson et al. Dec 1996 A
5597736 Sampsell Jan 1997 A
5598565 Reinhardt Jan 1997 A
5600383 Hornbeck Feb 1997 A
5602671 Hornbeck Feb 1997 A
5606441 Florence et al. Feb 1997 A
5608468 Gove et al. Mar 1997 A
5610438 Wallace et al. Mar 1997 A
5610624 Bhuva Mar 1997 A
5610625 Sampsell Mar 1997 A
5612713 Bhuva et al. Mar 1997 A
5619365 Rhoads et al. Apr 1997 A
5619366 Rhoades et al. Apr 1997 A
5629790 Neukermans et al. May 1997 A
5633652 Kanbe et al. May 1997 A
5636052 Arney et al. Jun 1997 A
5638084 Kalt Jun 1997 A
5638946 Zavracky Jun 1997 A
5646768 Kaeiyama Jul 1997 A
5650881 Hornbeck Jul 1997 A
5654741 Sampsell et al. Aug 1997 A
5657099 Doherty et al. Aug 1997 A
5659374 Gale, Jr. et al. Aug 1997 A
5665997 Weaver et al. Sep 1997 A
5745193 Urbanus et al. Apr 1998 A
5745281 Yi et al. Apr 1998 A
5754160 Shimizu et al. May 1998 A
5771116 Miller et al. Jun 1998 A
5784212 Hornbeck Jul 1998 A
5808780 McDonald Sep 1998 A
5818095 Sampsell Oct 1998 A
5835255 Miles Nov 1998 A
5842088 Thompson Nov 1998 A
5867302 Fleming et al. Feb 1999 A
5912758 Knipe et al. Jun 1999 A
5943158 Ford et al. Aug 1999 A
5959763 Bozler et al. Sep 1999 A
5966235 Walker et al. Oct 1999 A
5986796 Miles Nov 1999 A
6028690 Carter et al. Feb 2000 A
6038056 Florence et al. Mar 2000 A
6040937 Miles Mar 2000 A
6049317 Thompson et al. Apr 2000 A
6055090 Miles Apr 2000 A
6061075 Nelson et al. May 2000 A
6099132 Kaeriyama Aug 2000 A
6100872 Aratani et al. Aug 2000 A
6113239 Sampsell et al. Sep 2000 A
6147790 Meier et al. Nov 2000 A
6160833 Floyd et al. Dec 2000 A
6180428 Peeters et al. Jan 2001 B1
6201633 Peeters et al. Mar 2001 B1
6232936 Gove et al. May 2001 B1
6275326 Bhalla et al. Aug 2001 B1
6282010 Sulzbach et al. Aug 2001 B1
6295154 Laor et al. Sep 2001 B1
6304297 Swan Oct 2001 B1
6323982 Hornbeck Nov 2001 B1
6327071 Kimura Dec 2001 B1
6356085 Ryat et al. Mar 2002 B1
6356254 Kimura Mar 2002 B1
6429601 Friend et al. Aug 2002 B1
6433917 Mei et al. Aug 2002 B1
6447126 Hornbeck Sep 2002 B1
6465355 Horsley Oct 2002 B1
6466358 Tew Oct 2002 B1
6473274 Maimone et al. Oct 2002 B1
6480177 Doherty et al. Nov 2002 B1
6496122 Sampsell Dec 2002 B1
6501107 Sinclair et al. Dec 2002 B1
6507331 Schlangen et al. Jan 2003 B1
6545335 Chua et al. Apr 2003 B1
6548908 Chua et al. Apr 2003 B1
6549338 Wolverton et al. Apr 2003 B1
6552840 Knipe Apr 2003 B1
6574033 Chui et al. Jun 2003 B1
6589625 Kothari et al. Jul 2003 B1
6593934 Liaw et al. Jul 2003 B1
6600201 Hartwell et al. Jul 2003 B1
6606175 Sampsell et al. Aug 2003 B1
6625047 Coleman, Jr., deceased Sep 2003 B1
6630786 Cummings et al. Oct 2003 B1
6632698 Ives Oct 2003 B1
6643069 Dewald Nov 2003 B1
6650455 Miles Nov 2003 B1
6666561 Blakley Dec 2003 B1
6674090 Chua et al. Jan 2004 B1
6674562 Miles Jan 2004 B1
6680792 Miles Jan 2004 B1
6710908 Miles et al. Mar 2004 B1
6741377 Miles May 2004 B1
6741384 Martin et al. May 2004 B1
6741503 Farris et al. May 2004 B1
6747785 Chen et al. Jun 2004 B1
6762873 Coker et al. Jul 2004 B1
6775174 Huffman et al. Aug 2004 B1
6778155 Doherty et al. Aug 2004 B1
6787384 Okumura Sep 2004 B1
6787438 Nelson Sep 2004 B1
6788520 Behin et al. Sep 2004 B1
6794119 Miles Sep 2004 B1
6811267 Allen et al. Nov 2004 B1
6813060 Garcia et al. Nov 2004 B1
6819469 Koba Nov 2004 B1
6822628 Dunphy et al. Nov 2004 B1
6829132 Martin et al. Dec 2004 B1
6853129 Cummings et al. Feb 2005 B1
6855610 Tung et al. Feb 2005 B1
6859218 Luman et al. Feb 2005 B1
6861277 Monroe et al. Mar 2005 B1
6862022 Slupe Mar 2005 B1
6862029 D'Souza et al. Mar 2005 B1
6867896 Miles Mar 2005 B1
6870581 Li et al. Mar 2005 B1
20010003487 Miles Jun 2001 A1
20010043171 Van Gorkom et al. Nov 2001 A1
20020005827 Kobayashi Jan 2002 A1
20020012159 Tew Jan 2002 A1
20020015215 Miles Feb 2002 A1
20020024711 Miles Feb 2002 A1
20020036304 Ehmke et al. Mar 2002 A1
20020050882 Hyman et al. May 2002 A1
20020054424 Miles et al. May 2002 A1
20020075226 Lippincott Jun 2002 A1
20020075555 Miles Jun 2002 A1
20020093722 Chan et al. Jul 2002 A1
20020097133 Charvet et al. Jul 2002 A1
20020126364 Miles Sep 2002 A1
20020186108 Hallbjorner Dec 2002 A1
20030004272 Power Jan 2003 A1
20030043157 Miles Mar 2003 A1
20030072070 Miles Apr 2003 A1
20030122773 Washio et al. Jul 2003 A1
20030137215 Cabuz Jul 2003 A1
20030137521 Zehner et al. Jul 2003 A1
20030189536 Ruigt Oct 2003 A1
20030202264 Weber et al. Oct 2003 A1
20030202265 Reboa et al. Oct 2003 A1
20030202266 Ring et al. Oct 2003 A1
20040008396 Stappaerts Jan 2004 A1
20040022044 Yasuoka et al. Feb 2004 A1
20040027701 Ishikawa Feb 2004 A1
20040051929 Sampsell et al. Mar 2004 A1
20040058532 Miles et al. Mar 2004 A1
20040080807 Chen et al. Apr 2004 A1
20040145049 McKinnell et al. Jul 2004 A1
20040147056 McKinnell et al. Jul 2004 A1
20040160143 Shreeve et al. Aug 2004 A1
20040174583 Chen et al. Sep 2004 A1
20040179281 Reboa Sep 2004 A1
20040212026 Van Brocklin et al. Oct 2004 A1
20040217378 Martin et al. Nov 2004 A1
20040217919 Pichl et al. Nov 2004 A1
20040218251 Piehl et al. Nov 2004 A1
20040218334 Martin et al. Nov 2004 A1
20040218341 Martin et al. Nov 2004 A1
20040227493 Van Brocklin et al. Nov 2004 A1
20040240032 Miles Dec 2004 A1
20040240138 Martin et al. Dec 2004 A1
20040245588 Nikkel et al. Dec 2004 A1
20040263944 Miles et al. Dec 2004 A1
20050001828 Martin et al. Jan 2005 A1
20050012577 Pillans et al. Jan 2005 A1
20050038950 Adelmann Feb 2005 A1
20050057442 Way Mar 2005 A1
20050068583 Gutkowski et al. Mar 2005 A1
20050069209 Damera-Venkata et al. Mar 2005 A1
20050116924 Sauvante et al. Jun 2005 A1
20060114542 Bloom Jun 2006 A1
Foreign Referenced Citations (28)
Number Date Country
19526656 Jan 1997 DE
0300754 Jan 1989 EP
0306308 Mar 1989 EP
0318050 May 1989 EP
0570906 Nov 1993 EP
0608056 Jul 1994 EP
0655725 May 1995 EP
0 667 548 Aug 1995 EP
0725380 Aug 1996 EP
0852371 Jul 1998 EP
0911794 Apr 1999 EP
1 146 533 Oct 2001 EP
1343190 Sep 2003 EP
1473691 Nov 2004 EP
2401200 Nov 2004 GB
WO 9530924 Nov 1995 WO
WO 9717628 May 1997 WO
WO 9952006 Oct 1999 WO
WO 03007049 Jan 2003 WO
WO 2003015071 Feb 2003 WO
WO 2003044765 May 2003 WO
WO 03060940 Jul 2003 WO
WO 03069413 Aug 2003 WO
WO 03073151 Sep 2003 WO
WO 2003090199 Oct 2003 WO
WO 04006003 Jan 2004 WO
WO 04026757 Apr 2004 WO
WO 2004049034 Jun 2004 WO
Related Publications (1)
Number Date Country
20050206991 A1 Sep 2005 US
Provisional Applications (4)
Number Date Country
60613458 Sep 2004 US
60606223 Aug 2004 US
60604896 Aug 2004 US
60614032 Aug 2004 US
Continuation in Parts (1)
Number Date Country
Parent 10731989 Dec 2003 US
Child 11051251 US