Claims
- 1. A method of integrating CMOS into a product based on a received order, comprising:receiving an order for a product having a desired configuration; applying CMOS integration instructions for said desired configuration to generate CMOS code; and identifying the product for CMOS loading, wherein the product is loaded with custom CMOS code so that the product corresponding to the order has desired configuration.
- 2. The method as described in claim 1, wherein a plurality of orders are received, like orders are grouped.
- 3. The method as described in claim 2, wherein like orders are grouped by applying CMOS integration method wherein products requiring corresponding CMOS integration processes are grouped together.
- 4. The method as described in claim 3, wherein the CMOS integration method is suitable for arriving at the CMOS code which includes a time limitation.
- 5. The method as described in claim 1, wherein the order is received over a network.
- 6. The method as described in claim 5, wherein the order is at least one of input by a representative in response to a received call and input by a user over an INTERNET connection.
- 7. The method as described in claim 1, further comprising confirming performance of the instruction.
- 8. A system for integrating CMOS within a product based ona received order, comprising: a receiver for receiving an order coupled to a network, the receiver suitable for receiving an order for a product having a desired configuration; a CMOS integration process suitable for applying CMOS integration instructions according to said desired configuration to generate CMOS code; and at least one workstation coupled to the CMOS integration process, said at least one workstation suitable for identifying a product for loading and loading custom CMOS code to said product so that the product corresponding to the order has the desired configuration.
- 9. The system as described in claim 8, wherein a plurality of orders are received by the receiver, like orders are grouped.
- 10. The system as described in claim 9, wherein the CMOS integration processapplies the assembly method wherein products requiring corresponding assembly processes are grouped together.
- 11. The system as described in claim 8, wherein the CMOS integration process is suitable for generating CMOS code which includes a time limitation.
- 12. The system as described in claim 8, wherein the order is received over a network.
- 13. The system as described in claim 8, wherein the order is at least one of input by a representative in response to a received call and input by a user over an INTERNET connection.
- 14. The system as described in claim 8, further comprising confirming performance of the instruction.
- 15. A system for integrating CMOS within a product based on a received order, the system comprising:a processor for executing a program of instructions on the system; and a memory coupled to the processor, the memory suitable for storing the program of instructions executable by said processor; wherein the program of instructions configures the system to receive an order for a product having a desired configuration; apply a CMOS integration instructions to the desired configuration to generate CMOS code; and identify the product for CMOS loading, wherein the product is loaded with custom CMOS code so that the product corresponding to the order has the desired configuration.
- 16. The system as described in claim 15, wherein a plurality of orders are received, like orders are grouped.
- 17. The system as described in claim 16, wherein like orders are grouped by grouping orders according to their similar CMOS integration requirements.
- 18. The system as described in claim 15, wherein the CMOS integration system is suitable for arriving at CMOS code which includes a time limitation.
- 19. The system as described in claim 15, wherein the order is received over a network.
- 20. The system as described in claim 19, wherein the order is at least one of input by a representative in response to a received call and input by a user over an INTERNET connection.
- 21. The system as described in claim 15, further comprising confirming performance of the instruction.
CROSS REFERENCE TO RELATED APPLICATION
The present application is a Continuation-in-Part of U.S. patent application Ser. No. 09/630,404 filed Aug. 2, 2000, pending. Said U.S. patent application Ser. No. 09/630,404 is a Continuation-in-Part of U.S. patent application Ser. No. 09/562,870 filed May 1, 2000 (now abandoned), which is a Continuation-in-Part of U.S. patent application Ser. No. 09/090,118 filed Jun. 4, 1998, now U.S. Pat. No. 6,080,207 issued Jun. 27, 2000.
Said U.S. patent application Ser. No. 09/630,404 is also a Continuation-In-Part of International Patent Application Serial Number PCT/US99/08095, international filing date Apr. 13, 1999, pending. Said U.S. patent application Ser. No. 09/630,404, said U.S. patent application Ser. No. 09/090,118, Patent Cooperation Treaty Application PCT/US99/08095 and U.S. patent application Ser. No. 09/562,870 are herein incorporated by reference in their entirety.
The present application also claims the benefit of U.S. Provisional Application No. 60/247,461 filed on Nov. 9, 2000. Said U.S. Provisional Application No. 60/247,461 is hereby incorporated by reference.
The following patent applications are also incorporated by reference in their entirety:
US Referenced Citations (10)
| Number |
Name |
Date |
Kind |
|
5103498 |
Lanier et al. |
Apr 1992 |
A |
|
5227614 |
Danielson et al. |
Jul 1993 |
A |
|
5894571 |
O'Connor |
Apr 1999 |
A |
|
5963743 |
Amberg et al. |
Oct 1999 |
A |
|
5991543 |
Amberg et al. |
Nov 1999 |
A |
|
5995757 |
Amberg et al. |
Nov 1999 |
A |
|
6038399 |
Fisher et al. |
Mar 2000 |
A |
|
RE37431 |
Lanier et al. |
Oct 2001 |
E |
|
6298443 |
Colligan et al. |
Oct 2001 |
B1 |
|
6347371 |
Beelitz et al. |
Feb 2002 |
B1 |
Non-Patent Literature Citations (6)
| Entry |
| Cache-based pipeline architecture in the Hitachi H32/200 32-bit microprocessor Nishimukai, T.; Inayoshi, H.; Takagi, K.; Iwasaki, K.; Kawasaki, I.; Hanawa, M.; Okada, T.; Computer Design: VLSI in Computers and Processors, 1988. IEEE, pp. 102-105.* |
| A 64 b RISC microprocessor for a parallel computer system Kaneko, K.; Okamoto, T.; Nakajima, M.; Nakakura, Y.; Gokita, S.; Nishikawa, J.; Tanikawa, Y.; Kadota, H.; Solid-State Circuits Conference, 1989. IEEE pp. 78-79, 296.* |
| A 400 MHz, 144 Kb CMOS ROM macro for an IBM S/390-class microprocessor Tuminaro, A.; Computer Design: VLSI in Computers and Processors, 1997. ICC '37. Proceedings., 1997 IEEE International Conference on, Oct. 12-15, 1997 □□pp. 253-255.* |
| An embedded stack microprocessor for SDH telecommunication applications Stadler, M.; Thalmann, M.; Rower, T.; Felber, N.; Fichtner, W.; Custom Integrated Circuits Conference, 1998., Proceedings of the IEEE 1998, May 11-14, 1998 □□pp. 17-20.* |
| Generation of m-sequence using Microchip PIC16C84 Rizk, M.R.M.; Eletlety, M.H.; Radio Science Conference, 1998. NRSC '98. Proceedings of the Fifteenth National, Feb. 24-26, 1998 pp. C4/1-C/48.* |
| An embedded 16-bit microprocessor Young-Ho Cha; Chang-Su Park; Gyeong-Yeon Cho; Hyek-Hwan Choi; ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on, Aug. 28-30, 2000 pp. 335-338. |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/247461 |
Nov 2000 |
US |
Continuation in Parts (4)
|
Number |
Date |
Country |
| Parent |
09/630404 |
Aug 2000 |
US |
| Child |
09/735127 |
|
US |
| Parent |
09/562870 |
May 2000 |
US |
| Child |
09/630404 |
|
US |
| Parent |
09/090118 |
Jun 1998 |
US |
| Child |
09/562870 |
|
US |
| Parent |
PCT/US99/08095 |
|
US |
| Child |
09/090118 |
|
US |