Civera et al., “Algorithms for operation scheduling in VLSI circuit design,” IEE Proceeding-G, vol. 140, No. 5, pp. 339-346, Oct. 1993.* |
Diaz-Alvarez et al., “Probabilistic Prediction of Wireability and Routing Requirements for High Density Interconnect Substrates”, Electronic Components and Technology Conference, pp. 1265-1269, 1998.* |
Scheible et al., “A High Density Placement Algorithm Based on Simulated Surface Tension”, IEEE pp. 2048-2051, 1991.* |
Kurdahi et al., “Techniques for Area Estimation of VLSI Layouts,” IEEE Trans on CAD, vol. 8, No. 1, pp. 81-92, 1989.* |
Lin et al., “An Efficient Relative Placement Algorithm for Custom Chip Design,” IEEE Custom IC Conference, pp. 27.1.1-27.1.4, 1990. |