System and method for controlling a point-of-load regulator

Information

  • Patent Grant
  • 7459892
  • Patent Number
    7,459,892
  • Date Filed
    Wednesday, April 27, 2005
    19 years ago
  • Date Issued
    Tuesday, December 2, 2008
    15 years ago
Abstract
A system and method is provided for using a serial bus to communicate (either passively or actively) with a point-of-load (“POL”) regulator. Specifically, a power supply controller (“controller”) communicates with at least one POL regulators by writing and/or reading data (either synchronously or asynchronous) over a unidirectional or bi-directional serial bus. In one embodiment of the present invention, the controller is adapted to write initial-configuration data (e.g., output voltage set-point, current limit set-point, etc.) to at least one POL regulator via the serial bus. At least a portion of the initial-configuration data is then used by the POL regulator to produce a particular output. In another embodiment of the invention, each POL regulator includes at least one register for maintaining POL information, such as unique identification information, fault protection information, output voltage set-point data, current limit set-point data, etc. The controller is then adapted to monitor and retrieve this information (i.e., fault-monitoring data) via the serial bus while the POL regulators are operating.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention relates to controlling a point-of-load regulator, or more particularly, to a system and method for using a serial bus to communicate with a point-of-load regulator.


2. Description of Related Art


Point-of-load (“POL”) regulators, which are also referred to as voltage regulators or DC/DC converters, are commonly used in conjunction with electronic circuits. This is because the voltage/current requirements of electronic circuits typically differ from the voltage that is readily available or the current that can practically be delivered. For example, some electronic devices only include a single voltage input (e.g., 12v), but require different voltages for circuits contained within (e.g., 3v, 5v, 9v, etc.). A common solution is to design multiple POL regulators within the device for converting the single input voltage into multiple voltage levels.


Similarly, some electronic devices include circuits that require low voltage (e.g., 1v), high current (e.g., 100A) power supplies. This is problematic in that it is impractical to deliver high current at low voltages over a relatively long distance and still meet desired regulation performances. A common solution is to use a high voltage, low current power supply and design a POL regulator near the internal circuit. This allows low current to travel throughout the device, and provides a low voltage, high current power supply (i.e., using the POL regulator) near the internal circuit.


Traditionally, POL regulators operate in conjunction with a power supply controller (“controller”) that activates, programs, and monitors the POL regulators. Specifically, the controller uses a multi-connection parallel bus (e.g., a six bit parallel bus) to activate and program each POL regulator. The parallel bus includes an enable/disable bit for turning the regulator on and off and VID code bits for programming the output voltage set-point of the regulator. The controller further uses additional connections (e.g., three wires) to monitor the voltage/current that is being delivered by each regulator.


The drawback with such a control system is that it adds complexity and size to the overall electronic device by using, for example, a six bit parallel bus to operate each POL regulator and three additional wires to monitor each POL regulator. In other words, a controller operating in accordance with this control system utilizes twenty-seven connections (i.e., twenty-seven wires or traces) in order to communicate with three POL regulators. Thus, it would be advantageous to have a system and method for communicating with POL regulators that overcomes these drawbacks.


SUMMARY OF THE INVENTION

The present invention provides a system and method for using a serial bus to communicate (either passively or actively) with a point-of-load (“POL”) regulator. Embodiments of the present invention operate in accordance with at least one POL regulator and a power supply controller (“controller”) operatively connected to the POL regulator via a serial bus. Specifically, the controller communicates with at least one POL regulator by writing and/or reading data (either synchronously or asynchronous) over a unidirectional or bi-directional serial bus. In other words, the uni or bi-directional serial bus is either a two-wire serial bus that allows data to be transmitted asynchronously or a single-wire serial bus that allows data to be transmitted synchronously. In an alternate embodiment, the serial bus (or a portion thereof) is superimposed over (or coexistent with) a power bus used to deliver power from a front-end converter to at least one POL regulator.


In one embodiment of the present invention, the controller is adapted to write initial-configuration data (e.g., output voltage set-point, current limit set-point, etc.) to at least one POL regulator via the serial bus. At least a portion of the initial-configuration data is then used by the POL regulator to produce a particular output.


In another embodiment of the invention, each POL regulator includes at least one register for maintaining POL information, such as unique identification information, fault protection information, output voltage set-point data, current limit set-point data, etc. The controller is then adapted to read the information contained in the register(s) (i.e., fault-monitoring data). In other words, the controller can monitor and retrieve (or in an alternate embodiment be provided with) POL information, such as unique identification information (e.g., serial number, date of manufacture, etc.) or fault protection information (e.g., temperature, output voltage, and output current information), while the POL regulators are operating.


A more complete understanding of the system and method for using a serial bus to communicate with a POL regulator will be afforded to those skilled in the art, as well as a realization of additional advantages and objects thereof, by a consideration of the following detailed description of the preferred embodiment. Reference will be made to the appended sheets of drawings which will first be described briefly.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 depicts a prior art POL or DC/DC control system.



FIG. 2 depicts a POL control system operating in accordance with one embodiment of the present invention.



FIG. 3 depicts a POL control system operating in accordance with another embodiment of the present invention.



FIG. 4 illustrates one method of communicating over a serial bus.



FIG. 5 illustrates one communication cycle that can be transmitted to a POL regulator over a serial bus.



FIG. 6 is a flow chart depicting one method of communicating with a POL regulator in accordance with the present invention.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention provides a system and method for using a serial bus to passively or actively communicate with a point-of-load regulator. In the detailed description that follows, like element numerals are used to describe like elements illustrated in one or more figures.



FIG. 1 illustrates a prior art DC/DC control system 10 where the power supply controller (“controller”) 110 communicates with a plurality of DC/DC converters (i.e., 120, 130 and 140), also referred to as voltage regulators or point-of-load (“POL”) regulators, via a plurality of six bit parallel buses (i.e., 112, 114 and 116) and a plurality of three-wire output connections (i.e., 122-126, 132-136, and 142-146). More particularly, each six bit parallel bus includes an enable/disable bit and five VID code bits, and each three-wire output connection includes a voltage monitoring line (i.e., 122, 132 and 142), a current monitoring line (i.e., 124, 134 and 144), and a switch enable line (i.e., 126, 136, 146).


As shown in FIG. 1, the controller 110 controls the output voltage of each DC/DC converter by activating, programming, and monitoring the converter via the six bit parallel bus and the three-wire output connection. For example, the controller 110 provides operable parameters (e.g., output voltage set-point) to the DC/DC converter 140 via the VID code portion of the six bit parallel bus 116. The controller 110 then activates the DC/DC converter 140 via the enable/disable portion of the six bit parallel bus 116. Once activated, the DC/DC converter 140 converts the voltage provided via the power supply 100 (e.g., 48v) into an output voltage VA. The controller 110 then verifies that the output voltage VA is the desired voltage by measuring the voltage via the voltage monitoring line 142. If the output voltage VA is acceptable, it is provided to the load (not shown) by activating the switch S1 via the switch enable line 146. The controller 110 can then continuously monitor the output voltage and the output current by measuring the voltage via the voltage monitoring line 142 and measuring the voltage drop over the sense resistor R1 (i.e., the voltage differential between the current monitoring line 144 and the voltage monitoring line 142), respectively. The controller 110 communicates (i.e., programs, activates, monitors) with the remaining DC/DC converters 120, 130 in the same manner.


The problem with such a control system 10 is that it adds complexity and size to the overall electronic device (not shown) by using a six bit parallel bus (i.e., 112, 114 and 116) to operate each converter and a separate three-wire output connection (i.e., 122-126, 132-136, 142-146) to monitor each converter. In other words, the controller 110 utilizes twenty-seven connections (i.e., twenty-seven wires or traces) in order to communicate with three DC/DC converters (i.e., 120, 130 and 140).



FIG. 2 illustrates a POL control system 20 operating in accordance with one embodiment of the present invention. Specifically, a controller 210 communicates with a plurality of POL regulators (i.e., 220, 230, 240 and 250) via a serial bus 200. It should be appreciated that the POL regulators depicted herein (e.g., 220, 320, etc) include, but are not limited to, point-of-load regulators, power-on-load regulators, DC/DC converters, voltage regulators, and all other programmable voltage regulating devices generally known to those skilled in the art. It should further be appreciated that the controller (e.g., 210) may exist as a stand-alone device (as depicted in FIG. 2) or integrated into a front-end converter (as depicted in FIG. 3).


Referring to FIG. 2, the controller 210 communicates with the plurality of POL regulators by writing and/or reading data (either synchronously or asynchronous) via a uni-directional or bi-directional serial bus 200. In other words, the uni or bi-directional serial bus 200 is either a two-wire serial bus (e.g., I2C) that allows data to be transmitted asynchronously or a single-wire serial bus that allows data to be transmitted synchronously (i.e., synchronized to a clock signal). FIG. 3 shows an alternate control system 30 where the serial bus (or a portion thereof) is superimposed over (or coexistent with) the power bus 300 used to deliver power from the front-end converter 310 to the POL regulators (i.e., 320, 330, 340 and 350).



FIG. 4 illustrates one method of communicating over a single-wire serial bus. Specifically, a transmission line 40 is created by propagating a clock signal 400 over the serial bus. The clock signal 400 can be generated by the controller, a particular POL regulator (e.g., the POL regulator with the least significant address), or an external device. The clock signal 400 synchronizes the various communicating devices (i.e., the POL regulators and the controller) and creates a series of clock cycles 410, each one including a data bit 420. This allows the various communicating devices to transmit a single bit of data for every clock cycle 410. In other words, each communicating device transmits data by leaving/pulling the data bit 420 high or low (i.e., binary one or zero). It should be appreciated that FIG. 4, as discussed herein, is not intended to limit the present invention, but to provide an example as to how communication can occur over a single-wire serial bus.



FIG. 5 illustrates one method of transmitting information between the controller and at least one POL regulator. Specifically, a forty-two bit communication cycle 50 can be used to transmit initial-configuration data, fault-monitoring data, and/or sender identification data. As shown in FIG. 5, the forty-two bit transmission cycle 50 includes a four bit start sequence 510, a sixteen bit (with parity) address set 520, an eight bit (with parity) command set 530, a first acknowledgement bit 540, an eight bit (with parity) data set 560, and a second acknowledgment bit 570. An additional bit 550 has been added to ensure that the command set 540 is executed before the data set 560 is provided. It should be appreciated that the communication cycle 50 depicted in FIG. 5 is not intended to limit the present invention, but to illustrate how information can be transmitted over a serial bus. Therefore, communication cycles containing more or less information and/or bits is within the spirit and scope of the present invention.


The first and second acknowledgement bits 540, 570 are used to acknowledge the reception of the command set 530 and the data set 560, respectively. It should be appreciated that the device responsible for providing the first and second acknowledgement bits 540, 570 varies depending upon whether the information is being sent to or from the POL regulator (i.e., written, read, or provided).


The command set 530, data set 560, and address set 520 enable the controller and the POL regulators to write, read and provide data. Specifically, (i) the command set 530 is used to identify whether and what the controller is writing, the controller is reading, or the POL regulator is providing, (ii) the address set 520 is used to identify the POL regulator(s) that are being written to or read, or the POL regulator that is providing information, and (iii) the data set 560 is used to identify the actual data that is being written, read, or provided.


The start sequence 510 and address set 520 are used, in part, to identify the sender of the information. For example, the controller uses a different start sequence 510 than the POL regulators. Thus, the controller can determine, by reading the start sequence 510 of a communication cycle 50 as it is being sent, whether a POL regulator is also attempting to send a communication cycle 50 at the same time. Similarly, each POL regulator has a different address set 520. Thus, a POL regulator can determine, by reading the start sequence 510 and address set 520 of a communication cycle 50 as it is being sent, whether another POL regulator is also attempting to send a communication cycle 50 at the same time. If multiple devices are attempting to send a communication cycle 50, default prioritizing information is used to allocate or arbitrate bus use.


Referring back to FIG. 2, which illustrates one embodiment of the present invention, the controller 210 is adapted to write initial-configuration data (e.g., output voltage set-point, current limit set-point, etc.) to at least one POL regulator (e.g., 240) via the serial bus 200. At least a portion of the initial-configuration data is then used by the POL regulator (e.g., 240) to produce a particular output (i.e., 30v). The output power can be increased if the output of two or more POL regulators (e.g., 220, 230) are connected in parallel. To assure that the load is shared equally, an inter-device bus 225 (e.g., a current share bus) can be provided between the POL regulators.


In another embodiment of the invention, each POL regulator (e.g., 220) includes at least one register (not shown) for storing POL information, such as unique identification information, fault protection information, output voltage set-point data, current limit set-point data, etc. The controller 110 is then adapted to read the data contained in the register(s) (i.e., fault-monitoring data). In other words, the controller 110 can monitor and retrieve POL information, such as unique identification information (e.g., serial number, date of manufacture, etc.) or fault protection information (e.g., temperature, voltage, and current information), while the POL regulators are operating. The POL regulators (i.e., 220, 230, 240 and 250) may further be adapted to provided fault-monitoring data independent of receiving a read command. In other words, the POL regulators, on their own initiative, can provide the controller 210 with unique identification information and/or fault protection information.


One method of communicating with at least one POL regulator is described in FIG. 6. Specifically, at step 610, the controller begins by writing (i.e., transmitting) digital initial-configuration data (e.g., output voltage set-point, current limit set-point, etc.) to at least one POL regulator. The POL regulator then provides regulated power or voltage in conjunction with at least a portion of the initial-configuration data at step 620. The controller, at step 630, then receives fault-monitoring data (e.g., voltage output data, current output data, temperature data, etc.). The fault-monitoring data is either provided by the POL regulator on its own initiative or in response to receiving a read command. The controller then evaluates the fault-monitoring data at step 640. At step 650, if the fault parameters are acceptable, the controller requests (or receives) additional fault-monitoring data at step 630. Alternatively, if the fault parameters are unacceptable, the controller must decide what action needs to be taken (e.g., closely monitoring the regulator, disabling the regulator, performing a diagnostic check, etc.) at step 660. It should be appreciated that the POL regulator may also be programmed to take certain action (e.g., shut down) if certain fault parameters are found to exist.


Having thus described a preferred embodiment of a system and method for using a serial bus to communicate with a point-of-load regulator, it should be apparent to those skilled in the art that certain advantages of the system have been achieved. It should also be appreciated that various modifications, adaptations, and alternative embodiments thereof may be made within the scope and spirit of the present invention. The invention is further defined by the following claims.

Claims
  • 1. A power control system comprising: a power controller adapted to provide output voltage control signals;a serial data bus operatively connected to the power controller; andat least one voltage regulator operatively connected to the data bus and receiving the output voltage control signals via the data bus, the output voltage control signals comprising a multi-bit message including at least a start portion, an address portion, a command portion, and a data portion.
  • 2. The power control system of claim 1, wherein said data portion comprises initial configuration data for the at least one voltage regulator.
  • 3. The power control system of claim 2, wherein said initial configuration data comprises output voltage set-point data.
  • 4. The power control system of claim 2, wherein said initial configuration data comprises output current set-point data.
  • 5. The power control system of claim 1, wherein said address portion comprises an address identifying said at least one voltage regulator.
  • 6. The power control system of claim 1, wherein said command portion defines a desired function to be performed by the at least one voltage regulator.
  • 7. The power control system of claim 1, wherein said serial data bus further comprises a single wire bus.
  • 8. The power control system of claim 1, wherein said serial data bus further comprises a two wire bus.
  • 9. The power control system of claim 1, wherein said at least one voltage regulator is further adapted to send status signals to the power controller via the data bus, the status signals comprising a multi-bit message including at least a start portion, an address portion, and a data portion.
  • 10. The power control system of claim 9, wherein said data portion of the status signals includes fault monitoring data.
  • 11. A voltage regulator having a serial data interface adapted to receive output voltage control signals via a serial data bus, said voltage regulator being programmable by said output voltage control signals to define output voltage characteristics, the output voltage control signals comprising a multi-bit message including at least a start portion, an address portion, a command portion, and a data portion.
  • 12. The voltage regulator of claim 11, wherein said data portion comprises initial configuration data for the at least one voltage regulator.
  • 13. The voltage regulator of claim 12, wherein said initial configuration data comprises output voltage set-point data.
  • 14. The voltage regulator of claim 12, wherein said initial configuration data comprises output current set-point data.
  • 15. The voltage regulator of claim 11, wherein said address portion comprises an address identifying said voltage regulator.
  • 16. The voltage regulator of claim 11, wherein said command portion defines a programmable output voltage characteristic for said voltage regulator.
  • 17. The voltage regulator of claim 11, further adapted to send status signals via the data bus, the status signals comprising a multi-bit message including at least a start portion, an address portion, and a data portion.
  • 18. The voltage regulator of claim 17, wherein said data portion of the status signals includes fault monitoring data.
  • 19. A power control system comprising: a power controller adapted to provide output voltage control signals;a serial data bus operatively connected to the power controller; anda plurality of voltage regulators operatively connected to the data bus and receiving the output voltage control signals via the data bus, the output voltage control signals comprising a multi-bit message including at least a start portion, an address portion, a command portion, and a data portion.
  • 20. The power control system of claim 19, wherein said data portion comprises initial configuration data for the at least one voltage regulator.
  • 21. The power control system of claim 20, wherein said initial configuration data comprises output voltage set-point data.
  • 22. The power control system of claim 20, wherein said initial configuration data comprises output current set-point data.
  • 23. The power control system of claim 19, wherein said address portion comprises an address identifying at least one of said plurality of voltage regulators.
  • 24. The power control system of claim 19, wherein said command portion defines a desired function to be performed by at least one of said plurality of voltage regulators.
  • 25. The power control system of claim 19, wherein said serial data bus further comprises a single wire bus.
  • 26. The power control system of claim 19, wherein said serial data bus further comprises a two wire bus.
  • 27. The power control system of claim 19, wherein at least one of the plurality of voltage regulator is further adapted to send status signals to the power controller via the data bus, the status signals comprising a multi-bit message including at least a start portion, an address portion, and a data portion.
  • 28. The power control system of claim 27, wherein said data portion of the status signals includes fault monitoring data.
RELATED APPLICATION DATA

This patent application is a continuation of U.S. patent application Ser. No. 10/293,531, for SYSTEM AND METHOD FOR CONTROLLING A POINT-OF-LOAD REGULATOR, filed Nov. 12, 2002, now issued as U.S. Pat. No. 6,949,916, on Sep. 27. 2005.

US Referenced Citations (203)
Number Name Date Kind
429581 Tan Jun 1890 A
3660672 Berger et al. May 1972 A
4194147 Payne et al. Mar 1980 A
4204249 Dye et al. May 1980 A
4328429 Kublick et al. May 1982 A
4335445 Nercessian Jun 1982 A
4350943 Pritchard Sep 1982 A
4451773 Papathomas et al. May 1984 A
4538073 Freige et al. Aug 1985 A
4538101 Shimpo et al. Aug 1985 A
4607330 McMurray et al. Aug 1986 A
4616142 Upadhyay et al. Oct 1986 A
4622627 Rodriguez et al. Nov 1986 A
4630187 Henze Dec 1986 A
4654769 Middlebrook Mar 1987 A
4677566 Whittaker et al. Jun 1987 A
4761725 Henze Aug 1988 A
4940930 Detweiler Jul 1990 A
4988942 Ekstrand Jan 1991 A
5004972 Roth Apr 1991 A
5053920 Staffiere et al. Oct 1991 A
5073848 Steigerwald et al. Dec 1991 A
5079498 Cleasby et al. Jan 1992 A
5117430 Berglund May 1992 A
5168208 Schultz et al. Dec 1992 A
5229699 Chu et al. Jul 1993 A
5270904 Gulczynski Dec 1993 A
5272614 Brunk et al. Dec 1993 A
5287055 Cini et al. Feb 1994 A
5349523 Inou et al. Sep 1994 A
5377090 Steigerwald Dec 1994 A
5398029 Toyama et al. Mar 1995 A
5426425 Conrad et al. Jun 1995 A
5481140 Maruyama et al. Jan 1996 A
5489904 Hadidi Feb 1996 A
5532577 Doluca Jul 1996 A
5627460 Bazinet et al. May 1997 A
5631550 Castro et al. May 1997 A
5646509 Berglund et al. Jul 1997 A
5675480 Stanford Oct 1997 A
5727208 Brown Mar 1998 A
5752047 Darty et al. May 1998 A
5815018 Soborski Sep 1998 A
5847950 Bhagwat Dec 1998 A
5870296 Schaffer Feb 1999 A
5872984 Berglund et al. Feb 1999 A
5874912 Hasegawa Feb 1999 A
5883797 Amaro et al. Mar 1999 A
5889392 Moore et al. Mar 1999 A
5892933 Voltz Apr 1999 A
5905370 Bryson May 1999 A
5917719 Hoffman et al. Jun 1999 A
5929618 Boylan et al. Jul 1999 A
5929620 Dobkin et al. Jul 1999 A
5935252 Berglund et al. Aug 1999 A
5943227 Bryson et al. Aug 1999 A
5946495 Scholhamer et al. Aug 1999 A
5990669 Brown Nov 1999 A
5994885 Wilcox et al. Nov 1999 A
6005377 Chen et al. Dec 1999 A
6021059 Kennedy Feb 2000 A
6055163 Wagner et al. Apr 2000 A
6057607 Rader, III et al. May 2000 A
6079026 Berglund et al. Jun 2000 A
6100676 Burstein et al. Aug 2000 A
6111396 Lin et al. Aug 2000 A
6115441 Douglass et al. Sep 2000 A
6121760 Marshall et al. Sep 2000 A
6136143 Winter et al. Oct 2000 A
6137280 Ackermann Oct 2000 A
6150803 Varga Nov 2000 A
6157093 Giannopoulos et al. Dec 2000 A
6157182 Tanaka et al. Dec 2000 A
6163143 Shimamori Dec 2000 A
6163178 Stark et al. Dec 2000 A
6170062 Henrie Jan 2001 B1
6177787 Hobrecht Jan 2001 B1
6181029 Berglund et al. Jan 2001 B1
6191566 Petricek et al. Feb 2001 B1
6194883 Shimamori Feb 2001 B1
6198261 Schultz et al. Mar 2001 B1
6199130 Berglund et al. Mar 2001 B1
6208127 Doluca Mar 2001 B1
6211579 Blair Apr 2001 B1
6246219 Lynch et al. Jun 2001 B1
6249111 Nguyen Jun 2001 B1
6262900 Suntio Jul 2001 B1
6288595 Hirakata et al. Sep 2001 B1
6291975 Snodgrass Sep 2001 B1
6294954 Melanson Sep 2001 B1
6304066 Wilcox et al. Oct 2001 B1
6304823 Smit et al. Oct 2001 B1
6320768 Pham et al. Nov 2001 B1
6351108 Burnstein et al. Feb 2002 B1
6355990 Mitchell Mar 2002 B1
6366069 Nguyen et al. Apr 2002 B1
6373334 Melanson Apr 2002 B1
6385024 Olson May 2002 B1
6392577 Swanson et al. May 2002 B1
6396169 Voegli et al. May 2002 B1
6396250 Bridge May 2002 B1
6400127 Giannopoulos Jun 2002 B1
6411071 Schultz Jun 2002 B1
6411072 Feldman Jun 2002 B1
6421259 Brooks et al. Jul 2002 B1
6429630 Pohlman et al. Aug 2002 B2
6448745 Killat Sep 2002 B1
6448746 Carlson Sep 2002 B1
6456044 Darmawaskita Sep 2002 B1
6465909 Soo et al. Oct 2002 B1
6465993 Clarkin et al. Oct 2002 B1
6469478 Curtin Oct 2002 B1
6469484 L'Hermite et al. Oct 2002 B2
6476589 Umminger et al. Nov 2002 B2
6556158 Steensgaard-Madsen Apr 2003 B2
6563294 Duffy et al. May 2003 B2
6583608 Zafarana et al. Jun 2003 B2
6590369 Burstein et al. Jul 2003 B2
6608402 Soo et al. Aug 2003 B2
6621259 Jones et al. Sep 2003 B2
6683494 Stanley Jan 2004 B2
6686831 Cook et al. Feb 2004 B2
6693811 Bowman et al. Feb 2004 B1
6717389 Johnson Apr 2004 B1
6731023 Rothleitner et al. May 2004 B2
6744243 Daniels et al. Jun 2004 B2
6771052 Ostojic Aug 2004 B2
6778414 Chang et al. Aug 2004 B2
6788033 Vinciarelli Sep 2004 B2
6788035 Bassett et al. Sep 2004 B2
6791298 Shenai et al. Sep 2004 B2
6791302 Tang et al. Sep 2004 B2
6791368 Tzeng et al. Sep 2004 B2
6795009 Duffy et al. Sep 2004 B2
6801027 Hann et al. Oct 2004 B2
6807070 Ribarich Oct 2004 B2
6816758 Maxwell, Jr. et al. Nov 2004 B2
6819537 Pohlman et al. Nov 2004 B2
6828765 Schultz et al. Dec 2004 B1
6829547 Law et al. Dec 2004 B2
6833691 Chapuis Dec 2004 B2
6850046 Chapuis Feb 2005 B2
6850049 Kono Feb 2005 B2
6850426 Kojori et al. Feb 2005 B2
6853169 Burstein et al. Feb 2005 B2
6853174 Inn Feb 2005 B1
6888339 Travaglini et al. May 2005 B1
6903949 Ribarich Jun 2005 B2
6911808 Shimamori Jun 2005 B1
6915440 Berglund et al. Jul 2005 B2
6917186 Klippel et al. Jul 2005 B2
6928560 Fell, III et al. Aug 2005 B1
6933709 Chapuis Aug 2005 B2
6933711 Sutardja et al. Aug 2005 B2
6936999 Chapuis Aug 2005 B2
6947273 Bassett et al. Sep 2005 B2
6963190 Asanuma et al. Nov 2005 B2
6965220 Kernahan et al. Nov 2005 B2
6965502 Duffy et al. Nov 2005 B2
6975494 Tang et al. Dec 2005 B2
6977492 Sutardja et al. Dec 2005 B2
7007176 Goodfellow et al. Feb 2006 B2
7023672 Goodfellow et al. Apr 2006 B2
7068021 Chapuis Jun 2006 B2
7080265 Thaker et al. Jul 2006 B2
7141956 Chapuis Nov 2006 B2
7266709 Chapuis et al. Sep 2007 B2
20010033152 Pohlman et al. Oct 2001 A1
20010052862 Roelofs Dec 2001 A1
20020070718 Rose Jun 2002 A1
20020073347 Zafarana et al. Jun 2002 A1
20020104031 Tomlinson et al. Aug 2002 A1
20020105227 Nerone et al. Aug 2002 A1
20020144163 Goodfellow et al. Oct 2002 A1
20030006650 Tang et al. Jan 2003 A1
20030067404 Ruha et al. Apr 2003 A1
20030122429 Zhang et al. Jul 2003 A1
20030137912 Jeon Jul 2003 A1
20030142513 Vinciarelli Jul 2003 A1
20030201761 Harris Oct 2003 A1
20040027101 Vinciarelli Feb 2004 A1
20040080044 Moriyama et al. Apr 2004 A1
20040090219 Chapuis May 2004 A1
20040093533 Chapuis et al. May 2004 A1
20040123164 Chapuis et al. Jun 2004 A1
20040123167 Chapuis Jun 2004 A1
20040135560 Kernahan et al. Jul 2004 A1
20040155640 Sutardja et al. Aug 2004 A1
20040174147 Vinciarelli Sep 2004 A1
20040178780 Chapuis Sep 2004 A1
20040189271 Hansson et al. Sep 2004 A1
20040201279 Templeton Oct 2004 A1
20040225811 Fosler Nov 2004 A1
20040246754 Chapuis Dec 2004 A1
20050093594 Kim et al. May 2005 A1
20050117376 Wilson Jun 2005 A1
20050146312 Kenny et al. Jul 2005 A1
20050200344 Chapuis Sep 2005 A1
20060022656 Leung et al. Feb 2006 A1
20060149396 Templeton Jul 2006 A1
20060174145 Chapuis et al. Aug 2006 A1
20060244570 Leung et al. Nov 2006 A1
20060250120 King Nov 2006 A1
Foreign Referenced Citations (20)
Number Date Country
2521825 Nov 2002 CN
0255258 Feb 1988 EP
315366 May 1989 EP
0401562 Dec 1990 EP
0660487 Jun 1995 EP
0875994 Nov 1998 EP
0997825 May 2000 EP
2377094 Dec 2002 GB
60-244111 Dec 1985 JP
1185329 Mar 1999 JP
200284495 Aug 2002 KR
1814177 May 1993 RU
1359874 Dec 1985 SU
WO9319415 Sep 1993 WO
WO 0122585 Mar 2001 WO
WO0231943 Apr 2002 WO
WO0231951 Apr 2002 WO
WO0250690 Jun 2002 WO
WO02063688 Aug 2002 WO
WO 03030369 Apr 2003 WO
Related Publications (1)
Number Date Country
20050200344 A1 Sep 2005 US
Continuations (1)
Number Date Country
Parent 10293531 Nov 2002 US
Child 11117188 US