The present invention relates to a device for processing data and a method for controlling such a device.
The use of data processing systems comprising processing elements and memory elements have become widespread in very different fields of electronics. In the field of communication, most communication devices contain processors that execute programs stored in appropriate memory devices, to thereby process data stored in the same memory devices or somewhere else. A typical example of a communication device containing a processor (typically a microprocessor controller) and appropriate memory chips is a mobile telephone.
One of the problems encountered with data processing systems is that of data security. For example, the above-mentioned mobile phone may contain different types of memories separated from the central processor, such as a flash memory or an EEPROM. It is possible that an EEPROM is emulated by a flash memory or is partly a flash memory. Such memories typically have to be protected against unauthorized access, in order to safeguard the normal operation of the mobile telephone.
Naturally, the problem of data security occurs in any such data processing system, not only in mobile phones. The basic solution to problems of data security is the provision of protection software, e.g. an algorithm for the authentication of sensitive data in the EEPROM or emulated EEPROM. However, such software solutions suffer from a number of problems that cannot be overcome by software itself, such as the possibility of switching off the authentication algorithm or modifying the authentication algorithm. Sometimes, it is also possible to circumvent an authentication algorithm by using older software that did not contain the authentication routine but still provides access to the sensitive data.
The object of the present invention is to provide a better device for data processing, which is fairly simple to implement and solves the above problems.
This object is achieved by the device described in claim 1 and the method described in claim 14.
In accordance with the present invention, in a data processing device having a memory means and a processing means, there is provided on the one hand a protected section in the memory means of a data processing device, and on the other hand the processing means in is arranged to necessarily execute a program routine stored in the protected part of the memory upon start-up. Due to this arrangement, specific programs that are e.g. associated with security can be executed, where an unauthorized person is prevented from performing changes in said programs, because they are stored in a protected part of the memory. Such security programs can e.g. be programs that establish that other data has not been tampered with, as shall be explained in more detail further on.
An important aspect of the present invention is the fact that no modification of the processor is necessary. In other words, the straightforward solution to the above-mentioned problems would have consisted in modifying the processing means to thereby contain security mechanisms, but such a modification of a processor is typically complicated, time consuming and costly. In contrast thereto, the present invention provides a very simple arrangement, in which only a modified memory is necessary, which is far simpler. Especially, processors already in use may be retained, in which case the memories have to be arranged in such a way that the addresses fixed in said processors for start-up (so-called start addresses) point to the protected section of the memory devices. As an alternative, a slight modification of the processors could be performed, namely changing the start addresses. Although this is a modification of the processor, it is fairly simple and not costly.
Preferred embodiments of the invention are described in the dependent claims.
The various advantages and features of the present invention will become more apparent by studying the following detailed description of embodiments of the invention, where said description makes reference to the figures, in which:
a and 3b show a preferred memory device to be used in the data processing device of the present invention;
Reference numeral 2 is a memory system comprising a first section 21, which is a protected section, and a second section 22, in which data may freely be written. The processor 1 and memory 2 are connected by address lines 3 and data lines 4, and CLK symbolizes that the circuits are supplied with a clock signal, while U symbolizes that the circuits are supplied with an operating voltage.
The protected section is protected against data being written into it. This may be accomplished in any way suitable or desirable for the application at hand.
The protected section 21 is preferably arranged in such a way that it is not at all possible to write data into said section after an initial storing of data in said section has taken place. In other words, the memory must be arranged in such a way that specific data or program routines can be stored in the protected section 21 initially, and then a mechanism must be used for ensuring that no subsequent writing of data into said section is possible. One preferred embodiment of a memory accomplishes this in a way shown in FIG. 4. In this case, a so-called one-time programming area is provided in a flash memory device, where this flash memory device incorporates a mechanism for making a write line to the protected section impassable (e.g. destroying the write line by burning it through, so-called fusable link). The destruction of the write line is performed by the memory in response to a predetermined signal. In this way, the necessary programs and data can be written into the protected section (step S1 in
Naturally, this is only a preferred example, and the present invention extends to any type of memory device, in which it is possible to protect a specified part of the memory from write access. As an example, memories are known, in which a certain number of input lines are given, where a predetermined part of the memory is protected from write access as long as certain predetermined signals (such as a ground voltage 0 or a supply voltage) are present on the input lines.
Another example will be explained in connection with
As an example, if line 73 is high (i.e. 1), then the memory is in a normal state of operation and the data bus 71 is used in the normal fashion for transporting data. If line 73 is low (i.e. 0), then the data bus is used for controlling the finite state machine FS.
In the application to the present invention, the finite state machine will have two states, namely a first state in which it is allowed to write data into a predetermined section of the memory 1A (i.e. this section-will be the protected section), and a second state, which is a locked state, in which writing into the predetermined section is disabled. The finite state machine is arranged such that the transition from the first state to the second state is irreversible, i.e. once the machine is locked, it is no longer possible to switch back to the first state, and therefore it is no longer possible to write into the protected section. This can be done in any suitable way with known finite state machines, for example by selecting the finite state program such that the locked state depends on a specific value in the protected section, such that as long as the initial value is at the specific address a writing into the protected section is allowed, whereas once the value at the specific address has changed (this is the state transition), the finite state program will go into an endless loop or terminate if an attempt is made to write into an address in the protected section, and because the specific address is in the protected section, it may not be changed, so that the locked state is permanent.
Returning now to
It may be noted that it is not necessary for specific programs to be stored in the protected part 21 of memory 2, because in the event of the processor 1 already being programmed, it may be sufficient that the processor only calls up specific parameters stored in the protected section 21, where these parameters are then processed by the processor 1 in the preprogrammed routines.
The precise processing conducted upon start-up can be selected in accordance with the specific requirements and desires of the given application. In accordance with a preferred embodiment, the routines carried-out upon start-up are security routines, for example shown in the bottom part of the flow-chart in FIG. 5. More specific ally, in the case of
As an example, in the event that the data processing device of the present invention is employed in a mobile telephone, then certain parameters associated with the specific user of said mobile telephone (such as service, priorities, etc.) can be stored in said unprotected section 22, where it is possible that these parameters are changed during the routine processing performed by processor 1. However, it will also be possible that an unauthorized user will access these data and change them. One possibility of checking for such an unauthorized access consists in additionally storing a characterizing parameter for the data in said unprotected section 22 together with any changed parameters. A typical example of such a characterizing parameter is the check sum. Another example is a result of a computation of a cryptographic hash function. In other words, every time that the authorized entity (the processor) changes data in section 22, then an accordingly changed check sum is also stored. In this way, the routine for checking if unauthorized access and changes have been performed can consist in calculating the check sum and comparing said check sum to the stored value. If a discrepancy occurs, then the routine determines that an unauthorized change of data has taken place. As shown in the bottom part of
Although the memory 2 shown in
It may be noted, that although the above-described embodiments relate to a system in which the memory has a protected part into which data cannot be written, it is still possible to read out the data in the protected section, even for an unauthorized user. In order to make this more difficult for an unauthorized user, a preferred embodiment of the memory in the data processing device of the present invention is shown in
Therefore, as indicated in
By using the arrangement of
Naturally, the connections between the memory and the processor on the circuit board should also be hidden in an appropriate fashion, e.g. in such a way that an attempt to access them requires destroying the circuit board, and the electrical contacts to the processor should also be inaccessible, e.g. with the help of the measures described above in connection with the memory.
As already mentioned, the present invention provides an arrangement in which a fairly high amount of data security can be achieved in an inexpensive way. A preferred application of the data processing device of the invention is in communications devices. Such communications devices can e.g. be mobile telephones. A specifically preferred application of the data processing device is to communication devices adhering to the so-called Bluetooth technology. Bluetooth technology is designed to enable users to connect their mobile computers, digital cellular phones, handheld devices, network access points and other mobile devices via wireless short-range radio links unimpeded by line-of-sight restrictions. Eliminating the need for proprietary cables or for line-of-sight communication via IR-links to connect devices, Bluetooth technology increases the ease and breadth of wireless connectivity. Bluetooth operates in the 2.45 GHz ISM “free band”. Details on this technology may be found e.g. at http://www.bluetooth.com.
The present invention has been described by way of examples, but it shall be understood that these examples only serve to clearly present the invention to a skilled person and do not intend to restrict the scope of the invention in any way. Much rather, the scope of the invention is determined by the appended claims.
Number | Date | Country | Kind |
---|---|---|---|
99111962 | Jun 1999 | EP | regional |
Number | Name | Date | Kind |
---|---|---|---|
4811293 | Knothe et al. | Mar 1989 | A |
4933898 | Gilberg et al. | Jun 1990 | A |
4975870 | Knicely et al. | Dec 1990 | A |
5007082 | Cummins | Apr 1991 | A |
5083293 | Gillberg | Jan 1992 | A |
5293610 | Schwarz | Mar 1994 | A |
5319765 | Kimura | Jun 1994 | A |
5355498 | Provino et al. | Oct 1994 | A |
5363334 | Alexander et al. | Nov 1994 | A |
5394367 | Downs et al. | Feb 1995 | A |
5546561 | Kynett et al. | Aug 1996 | A |
5592641 | Fandrich et al. | Jan 1997 | A |
5630057 | Hait | May 1997 | A |
5828831 | Kong | Oct 1998 | A |
5844986 | Davis | Dec 1998 | A |
5892906 | Chou et al. | Apr 1999 | A |
5900606 | Rigal et al. | May 1999 | A |
5917168 | Nakamura et al. | Jun 1999 | A |
5923759 | Lee | Jul 1999 | A |
5954817 | Janssen et al. | Sep 1999 | A |
5991849 | Yamada et al. | Nov 1999 | A |
6009495 | DeRoo et al. | Dec 1999 | A |
6199163 | Dumas et al. | Mar 2001 | B1 |
6308265 | Miller | Oct 2001 | B1 |
6401160 | See et al. | Jun 2002 | B1 |
6401208 | Davis et al. | Jun 2002 | B2 |
6564318 | Gharda et al. | May 2003 | B1 |
6591251 | Leon et al. | Jul 2003 | B1 |
6725382 | Thompson et al. | Apr 2004 | B1 |
6763465 | Kelley et al. | Jul 2004 | B1 |
20010044886 | Cassagnol et al. | Nov 2001 | A1 |
Number | Date | Country |
---|---|---|
0 524 719 | Jan 1993 | EP |
2320855 | Jan 1998 | GB |
2320855 | Jul 1998 | GB |