This application claims priority from Italian Application for Patent No. TO2011A000379 filed Apr. 29, 2011, the disclosure of which is hereby incorporated by reference.
The present invention relates to a system and to a method for efficiently harvesting environmental energy.
As is known, systems for harvesting energy (also known as “energy harvesting” or “energy scavenging” systems) from intermittent environmental energy sources, have aroused and continue to arouse considerable interest in a wide range of technological fields. Typically, energy harvesting systems are designed to harvest, store, and transfer energy generated by mechanical sources to a generic load of an electrical type.
One of the main energy sources that can be used for harvesting mechanical energy and converting it into electrical energy is constituted by piezoelectric or electromagnetic devices. Low-frequency vibrations, such as for example mechanical vibrations of disturbance in systems with moving parts, can be a valid energy source.
The main needs that are felt in the field of systems for harvesting energy from environmental sources include minimum consumption of energy of the components of the systems themselves, maximum efficiency for harvesting, conversion, and storage of energy, and the need to supply the energy stored to a plurality of devices different from one another that use it for their operation.
The energy harvesting system 1 of
The global efficiency ηTOT of the energy harvesting system 1 is given by Eq. (1) below:
ηTOT=ηTRANSD·ηSCAV·ηDCDC (1)
where: ηTRANSD is the efficiency of the transducer 2, indicating the amount of energy available in the environment that has been effectively converted, by the transducer 2, into electrical energy; ηSCAV is the efficiency of the scavenging interface 4, indicating the energy consumed by the scavenging interface 4 and the factor of impedance decoupling between the transducer and the interface; and ηDCDC is the efficiency of the DC-DC converter 6.
As is known, in order to supply to the load the maximum power available, the impedance of the load should be equal to that of the source. As illustrated in
PTRANSDMAX=VTRANSD_EQ2/4RS; if RLOAD=RS (2)
Where: VTRANSD_EQ is the voltage produced by the equivalent voltage generator; and RLOAD is the equivalent electrical resistance on the output of the transducer 2 (or, likewise, seen at input to the scavenging interface 4), which takes into due consideration the equivalent resistance of the scavenging interface 4, of the DC-DC converter 6, and of the load 8.
On account of the impedance decoupling (RLOAD≠RS), the power at input to the scavenging interface 4 is lower than the maximum power available PTRANSDMAX.
The power PSCAV stored by the capacitor 5 is a fraction of the power recovered by the interface, and is given by Eq. (3):
PSCAV=ηTRANSD·ηSCAV·PTRANSDMAX (3)
whilst the power PEL_LOAD supplied at output by the DC-DC converter to the electrical load 8 is given by the following Eq. (4):
PEL_LOAD=PDCDC·ηDCDC (4)
where PDCDC is the power received at input by the DC-DC converter 8, in this case coinciding with PSCAV.
The main disadvantage of the configuration according to
The voltage VOUT across the capacitor 5 (supplied at output by the scavenging interface 4 and at input to the DC-DC converter 8) is in fact determined on the basis of the power balancing according to the following Eq. (5):
PSTORE=PSCAV−PDCDC (5)
where PSTORE is the excess power with respect to the power required by the load, recovered by the interface and stored in the capacitor.
In applications where the transducer 2 converts mechanical energy into electrical energy in a discontinuous way (i.e., the power PTRANSDMAX varies significantly in time) and/or the power PEL_LOAD required by the electrical load 8 varies significantly in time, also the voltage VOUT consequently presents a plot that is variable in time.
This causes, for example, a variation of the efficiency factor ηDCDC, which assumes low values at high values of VOUT. The maximum value of VOUT is moreover limited by the range of input voltages allowed by the DC-DC converter. Maximization of the window of values allowed at input by the DC-DC converter 6 requires a specific design of the DC-DC converter; however, also in the latter case, an upper limit of the range of allowable values for VOUT is imposed.
There is a need in the art to provide system and a method for efficiently harvesting environmental energy that will enable the aforesaid problems and disadvantages to be overcome.
In accordance with an embodiment, a system and method enable maximization of the storage of electrical charge without requiring constraints of design of other components of the system itself, maximizing the global efficiency.
According to the present invention a system and a method for efficiently harvesting environmental energy are provided as defined in the annexed claims.
For a better understanding of the present invention, preferred embodiments thereof are now described, purely by way of non-limiting example and with reference to the attached plates of drawings, wherein:
In a way similar to what is illustrated in
The energy harvesting system 10 further comprises: a first storage element 12, for example one or more capacitors; a second storage element 16, for example one or more capacitors; a switch 14, connected between the first storage element 12 and the second storage element 16, which can be operated for connecting the first and second storage elements 12, 16 to one another; and the DC-DC converter 6, electrically coupled to the second storage element 16 and configured for supplying one or more loads 18a . . . 18n connected to respective outputs 6a . . . 6n of the DC-DC converter 6.
In greater detail, as illustrated in
The input terminals of the bridge structure 22 are connected to respective output terminals of the transducer 2 so as to be biased at the input voltage VTRANSD generated at output by the transducer 2. The output terminals of the bridge structure 22 are, instead, connected between a ground reference terminal GND, at reference voltage VREF, and a biasing terminal 24, at voltage VOUT_INT. The first storage element 12 is connected between the biasing terminal 24 and the ground reference terminal GND, and, in use, is charged to a voltage VOUT_NT−VREF. For example, the voltage VREF is 0 V. The voltage VREF can, however, assume values other than 0 V, for example be in a neighborhood of 0 V, or assume other values still, higher or lower than of 0 V, indifferently.
The switch 14 is connected between the biasing terminal 24 and an intermediate terminal 26. The second storage element 16 is connected between the ground reference terminal GND and the intermediate terminal 26. In this way, in use, the switch 14 can be operated for coupling the second storage element 16 with the biasing terminal 24, providing ideally a connection in parallel between the first and second storage elements 12, 16 and, alternately, uncoupling the second storage element 16 from the biasing terminal 24 insulating electrically the first storage element 12 from the second storage element 16. The switch 14 is controlled in opening and closing by an appropriate control logic 28, which will be described more fully in what follows.
In use, the voltage VOUT_INT generated at output by the scavenging interface 4 is stored in the first storage element 12. In the case where the switch 14 is open, there is no transfer of charge from the first storage element 12 to the second storage element 16 and the DC-DC converter 6. The switch 14 can be driven in closing for the time necessary to charge the second storage element 16, by transfer of charge from the first storage element 12. Once a desired state of charge of the second storage element 16 has been reached, the switch 14 is opened, insulating the first storage element 12 from the second storage element 16.
The first storage element 12 is configured for storing a high electrical charge. In particular, the storage element 12 is an element of a capacitive type having a capacitance C1 of between 10 μF and 100 μF, for example equal to 50 μF. The second storage element 16 is also of a capacitive type, having a capacitance C2 of between 1 μF and 20 μF, for example equal to 10 μF. The second storage element 16 is moreover configured in such a way that the voltage that is set up between its conduction terminals does not exceed the range of voltages allowed at input by the DC-DC converter 6 used. In this way, it is possible to use DC-DC converters 6 of a known type, designed without particular constraints of input dynamics deriving from the specific technical application.
If VL is the lower limit of the range of voltages allowed at input by the DC-DC converter, and VH is the upper limit of the range of voltages allowed at input by the DC-DC converter, the condition that brings about opening of the switch 14 is given by VIN_CONV>VH, whereas the condition that brings about closing of the switch 14 is given by VIN_CONV<VL. Hence, in use, we find that VL<VIN_CONV<VH. Said condition is ensured, in use, by the logic 28, which implements, for example, a hysteretic algorithm such as to satisfy the aforesaid condition for the voltage VIN_CONV.
With reference to what has been described in regard to
The control logic 28 comprises: a first resistor 32 and a second resistor 34, connected between the intermediate terminal 26 and the ground reference terminal GND; a comparator 36, including a first input terminal configured for receiving a reference signal VR at input, a second input terminal connected between the first and second resistors 32, 34 for receiving a partition signal VP proportional to the signal VIN_CONV, and an output terminal for supplying at output a comparison signal VCOMP indicating a result of the comparison between the reference signal VR and the partition signal VP; a control circuit 38; and a driving circuit 40, connected to the control circuit 38.
The comparator 36 is a hysteretic comparator, of a known type. The comparator hence receives at input the signal to be monitored (partition signal VP) and the reference signal VR, around which it generates, in a known way, the hysteresis. The triggering thresholds are hence VH′=VR+VHYST/2 and VL′=VR−VHYST/2 (see also
The control circuit 38 is configured for receiving at input the comparison signal VCOMP and, on the basis of the value assumed by the comparison signal VCOMP, controlling, via the driving circuit 40, the switch 14 in opening and closing. The control circuit 38 is, for example, a microprocessor circuit configured for carrying out the aforementioned step of checking on the comparison signal VCOMP. Furthermore, the control circuit 38 and the driving circuit 40 can be built in integrated form as a single control and driving circuit.
The switch 14 is, for example, a MOSFET of a P type, having a first conduction terminal (source terminal), connected to the biasing terminal 24, a second conduction terminal (drain terminal), connected to the intermediate terminal 26, and a control terminal (gate terminal). In this case, the switch 14 is of a type designed to sustain high voltages between its source and drain terminals (e.g., drift MOS, DMOS, etc.). The diode 41 must be connected as illustrated in
In detail, the diode 41 is connected between the source terminal S and the drain terminal D of the switch 14, in antiparallel configuration (with respect to the normal direction of flow of the current through the switch 14). As is known, a characteristic of a MOSFET is that of displaying, under certain operating conditions, the electrical properties of a diode (parasitic diode). Said diode is electrically set (integrated) between the source and drain terminals of the MOSFET. In other words, the switch 14 can present the electrical behavior of a diode, in which the cathode of the diode corresponds to the source terminal and the anode to the drain terminal. The diode 41 is hence the diode integrated in the MOSFET that forms the switch 14.
If technologies different from MOSFET technology are used for the switch 14, the diode 41 may not be present.
The driving circuit 40 is connected to the gate terminal of the switch 14 and is configured for biasing appropriately the gate terminal of the switch 14 in order to drive the transistor in conduction or inhibition. Said circuit is in effect a level shifter capable of converting the signal (typically at low voltage) produced by the control logic 38 into a CMOS signal referenced to the terminal 24 (source of the switch 14). By so doing it is possible to generate a correct driving signal of the switch 14 without jeopardizing operation thereof and without damaging the gate oxide thereof.
The value of resistance of the resistors 32 and 34 is chosen as high as possible according to the area on silicon available so as to guarantee the lowest current absorption at the node 26, and so as to maximize the overall efficiency of the system 10. The ratio between the resistors 32 and 34 is chosen so as to be able to compare the voltage at the node 26 with the low-voltage reference VR normally generated by a bandgap circuit.
The comparator 36 is a hysteretic comparator, of a type in itself known. As illustrated schematically in
The output VCOMP of the comparator 36 assumes two values, indicated in
In use, during charging of the second storage element 16, the output of the comparator 36 is at the value VCOMP−; the switch 14 is driven into a closed state by the control circuit 38 and by the driving circuit 40; and the voltage VIN_CONV across the second storage element 16 increases until it reaches the value VH. When the voltage VIN_CONV reaches a value equal to VH (i.e., the voltage VP reaches a value equal to VH′), the output VCOMP of the comparator 36 switches from VCOMP− to VCOMP+. The control logic 38, via the driving circuit 40, opens the switch 14, and the DC-DC converter 6 is supplied at input exclusively by the second storage element 16. Then, the voltage VIN_CONV (i.e., the signal VP) decreases until it reaches the lower limit value VL (i.e., VL′); at this point, the output VCOMP of the comparator 36 switches to the value VCOMP− and the control logic 38, via the driving circuit 40, closes the switch 14, and the second storage element 16 is again charged by means of the charge stored in the first storage element 12.
What has been described above is also illustrated in
In an initial step of start-up of the energy harvesting system 10 (not illustrated in
Of course, what has been illustrated in
When the voltage VIN_CONV reaches the lower-limit value VIN_CONV=VL (time t2), the switch 14 is closed and there is a transfer of charge from the first storage element 12 to the second storage element 16. The voltage VIN_CONV increases until the value VIN_CONV=VH is reached (time t3).
The switch 14 is then opened again, and the step of discharge of the second storage element 16 is resumed.
As is known, the operation of charge sharing between the first storage element 12 and the second storage element 16 following upon closing of the switch 14 is the cause of a power loss due to the presence of the switch 14 itself. This causes a consequent reduction in the global efficiency of the energy harvesting system 10. The power PCHARGE useful for charging the second storage element 16 is given by the following Eq. (6):
PCHARGE=PSCAV−PCONV−PSH (6)
where PSH is the mean power lost during the operation of charge sharing.
The mean power PSH is defined as the ratio between the energy lost ΔE and the time interval TSH elapsing between a given charge-sharing event and a subsequent charge-sharing event (for example, with reference to
The energy ΔE and the interval TSH are defined by Eqs. (7) and (8):
Consequently, PSH is given by Eq. (9):
If the charge balancing is positive, the voltage VOUT_INT across the first storage element 12 increases during the cycles TSH; otherwise, it decreases. In order to maximize the value of energy stored in the first storage element 12 (and hence maximize the interval TSH), it is advisable to maximize the threshold value VH, which in any case must be kept within the input dynamics of the DC-DC converter 6. It is hence advisable to use DC-DC converters 6 with high input dynamics (in particular, with an upper limit of input dynamics of a value that is as high as possible) so as to enable high threshold values VH.
When the interval TSH is maximized, the power dissipated on account of operations of charge sharing is reduced in so far as also the frequency of occurrence of the latter is reduced.
With reference to
The energy harvesting system 10 is connected to one or more electrical loads 18a . . . 18n. In particular, according to one application of the present invention, the electrical loads 18a . . . 18n comprise TPM (tire-parameter monitoring) sensors 50 for monitoring parameters of tires 102. In this case, the TPM sensors 50 are coupled to an internal portion of the tires 102 of the vehicle 100. Likewise, also the transducers 2 (for example, of an electromagnetic or piezoelectric type) are coupled to an internal portion of the tire 102. The stress on of the transducers 2 when the vehicle 100 is travelling causes the production of a current/voltage electrical signal at output from the transducer 2 by means of conversion of the mechanical energy into electrical energy. The electrical energy thus produced is stored, as described previously, in the first storage element 12, and supplied, when necessary, to the second storage element 16, which in turn makes it available for the DC-DC converter 6 to which two or more TPM sensors 50 are connected. Thanks to the fact that the first storage element 12 has a capacitance greater than that of the second storage element 16, which is not constrained by parameters of design of the DC-DC converter 6, when the vehicle 100 stops it is in any case possible to supply the TPM sensors 50 using the electrical energy stored in the first storage element 12. By appropriately sizing the first storage element 12 it is possible to increase or reduce as desired the range of autonomy of supply of the TPM sensors 50 when the vehicle is stationary.
According to one embodiment of the present invention, the energy harvesting system 10, comprising one or more transducers, and the TPM sensors, are glued inside one or more tires 102.
The impact of the tire 102 on the ground during motion of the vehicle 100 enables production of electrical energy.
As an alternative to what is illustrated in
Another possible application of the energy harvesting system 10 is the generation of electrical energy by exploiting the mechanical energy produced by an individual when he is walking or running. In this case, the energy harvesting system 10 is located inside the shoes of said individual (for example, inside the sole). In systems aimed at fitness, where it is particularly interesting to count the steps, it is useful to recover energy from the vibrations induced by walking/running to be able to supply without the use of a battery acceleration sensors and/or RFID transmitters capable of communicating with cellphones, devices for playing music, or with any other apparatus involved in information on the steps performed.
From an examination of the characteristics of the invention obtained according to the present disclosure the advantages that it affords are evident.
In particular, the system according to the present invention has a high efficiency and autonomy irrespective of external conditions, such as possible energy peaks acquired by the transducer or a temporary absence of energy. In fact, the first storage element 12, which has a high capacity for storing energy, has the function of reserving energy in situations of temporary absence of energy; the switch 14 is configured for uncoupling, when necessary, the first storage element 12 from the DC-DC converter 6 and from the load of the latter, rendering operativeness of the energy harvesting system 10 independent of any particular temporary conditions external to the system itself.
Furthermore, the architecture proposed for the energy harvesting system 10 enables use of standard electronic components, i.e., ones not developed purposely for this application (for example, the DC-DC converter 6 does not need to be designed to satisfy particular conditions of input dynamics), which means a considerable economic saving and saving in terms of overall efficiency.
Finally, the hysteretic control of the switch 14 enables storage of a high electrical charge in the capacitor 16 without jeopardizing the functionality of the DC-DC converter 6 and without requiring any modification thereof.
Finally, it is clear that modifications and variations may be made to what has been described and illustrated herein, without thereby departing from the sphere of protection of the present invention, as defined in the annexed claims.
For example, there may be present a plurality of transducers 2, all of the same type or of a type different from one another, indifferently. For example, the transducer/transducers can be chosen in the group comprising: electrochemical transducers (designed to convert chemical energy into an electrical signal), electromechanical transducers (designed to convert mechanical energy into an electrical signal), electroacoustic transducers (designed to convert variations of pressure into an electrical signal), electromagnetic transducers (designed to convert a magnetic field into an electrical signal), photoelectric transducers (designed to convert light energy into an electrical signal), electrostatic transducers, or thermoelectrical transducers.
Number | Date | Country | Kind |
---|---|---|---|
TO2011A0379 | Apr 2011 | IT | national |
Number | Name | Date | Kind |
---|---|---|---|
4750099 | Inoue | Jun 1988 | A |
5617015 | Goder et al. | Apr 1997 | A |
5923154 | Moller | Jul 1999 | A |
6229292 | Redl et al. | May 2001 | B1 |
6504208 | Bosco et al. | Jan 2003 | B2 |
6995496 | Hagood, IV et al. | Feb 2006 | B1 |
7105982 | Hagood, IV et al. | Sep 2006 | B1 |
7132765 | Premont et al. | Nov 2006 | B2 |
7193401 | Hasegawa | Mar 2007 | B1 |
7466112 | Zhou et al. | Dec 2008 | B2 |
7773399 | Nakamura et al. | Aug 2010 | B2 |
7800928 | Dernovsek et al. | Sep 2010 | B1 |
7915871 | Wang et al. | Mar 2011 | B2 |
RE43291 | Groom | Apr 2012 | E |
8159204 | Grant | Apr 2012 | B2 |
20020158513 | Amano | Oct 2002 | A1 |
20040189267 | Wecht | Sep 2004 | A1 |
20050007178 | Fahim | Jan 2005 | A1 |
20050110277 | Adamson et al. | May 2005 | A1 |
20050218877 | Oswald et al. | Oct 2005 | A1 |
20060237968 | Chandrasekaran | Oct 2006 | A1 |
20070159150 | Hosokawa et al. | Jul 2007 | A1 |
20080129144 | Bechhoefer | Jun 2008 | A1 |
20080290846 | Kanouda et al. | Nov 2008 | A1 |
20090284886 | Matsumoto | Nov 2009 | A1 |
20090309566 | Shiu | Dec 2009 | A1 |
20090322303 | Hirata et al. | Dec 2009 | A1 |
20100084920 | Banting et al. | Apr 2010 | A1 |
20100165686 | Matzberger et al. | Jul 2010 | A1 |
20100301122 | Russell et al. | Dec 2010 | A1 |
20110096578 | Fang et al. | Apr 2011 | A1 |
20110221416 | Ivanov et al. | Sep 2011 | A1 |
20110285131 | Kwon et al. | Nov 2011 | A1 |
20120169064 | Hoffman et al. | Jul 2012 | A1 |
20120224398 | Franco et al. | Sep 2012 | A1 |
20120235976 | Van Lier | Sep 2012 | A1 |
20140232189 | Gasparini et al. | Aug 2014 | A1 |
Number | Date | Country |
---|---|---|
WO-2007040536 | Apr 2007 | WO |
Entry |
---|
Maxim Integrated Products: MAXIM Dual Mode 5V/Programmable Micropower Voltage Regulators (MAX663/MAX664/MAX666) Spec Sheet; Rev 1; Jul. 1996; pp. 1-8. |
Lee S. et al: “Robust and Efficient Synchronous Buck Converter With Near-Optimal Dead-Time Control,” IEEE International Solid-State Circuits Conference, Feb. 2011. |
Dwari, Suman et al: “An Efficient AC-DC Step-Up Converter for Low-Voltage Energy Harvesting,” IEEE Transactions on Power Electronics, vol. 25, No. 8, Aug. 2010, pp. 2188-2199. |
EPO Search Report for EP12162786.3 mailed Sep. 4, 2012 (7 pages). |
Belloni M et al: “On the Design of Single-Inductor Multiple-Output DC-DC Buck Converters,” Circuits and Systems, 2008, ISCAS 2008, IEEE International Symposium on, IEEE, Piscataway, NJ, US, May 18, 2008, pp. 3049-3052. |
IT Search Report and Written Opinion for IT TO2011A000379 mailed Feb. 16, 2012 (7 pages). |
Ma D et al: “A Pseudo-CCM/DCM Simo Switching Converter With Freewheel Switching,” IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, NJ, US, vol. 38, No. 6, Jun. 1, 2003, pp. 1007-1014. |
Seeman M D et al: “An Ultra-Low-Power Power Management IC for Energy-Scavenged Wireless Sensor Nodes,” Power Electronics Specialists Conference, 2008, PESC 2008, IEEE, Piscataway, NJ, US, Jun. 15, 2008, pp. 925-931. |
Seeman M D et al: “An Ultra-Low-Power Power Management IC for Wireless Sensor Nodes,” Custom Integrated Circuits Conference, 2007, CICC '07, IEEE, Piscataway, NJ, US, Sep. 16, 2007, pp. 567-570. |
Shenck N S et al: “Energy Scavenging with Shoe-Mounted Piezoelectrics,” IEEE Micro, IEEE Service Center, Los Alamitos, CA, US, vol. 21, No. 3, May 1, 2001, pp. 30-42. |
Wing-Hung Ki et al: “Single-Inductor Multiple-Output Switching Converters,” 32nd Annual IEEE Power Electronics Specialists Conference, PESC 2001. Conference Proceedings, Vancouver, CA, Jun. 17-21, 2001, pp. 226-231. |
Cao Xinping et al: “Electromagnetic Energy Harvesting Circuit With Feedforward and Feedback DC-DC PWM Boost Converter for Vibration Power Generator System,” IEEE Transactions on Power Electronics, vol. 22, No. 2, Mar. 2007 (pp. 679-685). |
Hasan, A., et al.: “Monolithic DC-DC Boost Converter With Current-Mode Hysteretic Control,” Electrical and Computer Engineering (CCECE), 2011 24th Canadian Conerence on, IEEE, May 8, 2011, pp. 1242-1245. |
Salmon, J. C. ED—Institute of Electrical and Electronics Engineers: “Circuit Topologies for Single-Phase Voltage-Doubler Boost Rectifiers,” IEEE, US, Feb. 23, 1992, pp. 549-556. |
Number | Date | Country | |
---|---|---|---|
20120274144 A1 | Nov 2012 | US |