Number | Name | Date | Kind |
---|---|---|---|
3764995 | Helf et al. | Oct 1973 | A |
4513418 | Bardell, Jr. et al. | Apr 1985 | A |
4519078 | Komonytsky | May 1985 | A |
5202889 | Aharon et al. | Apr 1993 | A |
5475608 | Masuoka | Dec 1995 | A |
6041419 | Huang et al. | Mar 2000 | A |
6041429 | Koenemann | Mar 2000 | A |
6125359 | Lautzenheiser et al. | Sep 2000 | A |
6212667 | Geer et al. | Apr 2001 | B1 |
6397169 | Shenoy et al. | May 2002 | B1 |
6584598 | Rao et al. | Jun 2003 | B2 |
6634017 | Matsui et al. | Oct 2003 | B2 |
Number | Date | Country |
---|---|---|
0549949 | Jul 1993 | EP |
Entry |
---|
A.K. Chandra, V.S. Iyengar, R.V. Jawalekar, M.P. Mullen, I.Nair, and B.K. Rosen, “Architectural Verification of Processors Using Symbolic Instruction Graphs,” 1994, pp. 454-459. |
A. Chandra, V. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist and Y. Wolfsthal AVPGEN—A Test Generator for Architecture Verification, IEEE Transactions on Very Large Scale Integration Systems, vol. 3, No. 2, Jun. 1995 pp. 188-200. |