SYSTEM AND METHOD FOR IMPROVING DYNAMIC PERFORMANCE OF A CIRCUIT

Abstract

A system and method for improving the dynamic performance in an analog-to-digital converter (ADC) by randomizing the differential mismatch. The differential mismatch in an input analog signal is randomized by flipping the input signal and output signal randomly.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects, features and advantages of the invention will be apparent from a consideration of the following Detailed Description Of The Invention considered in conjunction with the drawing Figures, in which:

FIG. 1 is a block diagram of an analog-to-digital converter circuit, according to an embodiment of the invention;

FIG. 2 is a flow diagram of a process for improving the dynamic performance in the analog-to-digital circuit of FIG. 1, according to an embodiment of the invention;

FIG. 3 is a circuit diagram illustrating an example of implementation of the system for improving dynamic performance in an ADC according to an embodiment of the invention.

DETAILED DESCRIPTION

The present invention is directed to a system, apparatus and method for improving the dynamic performance of an integrated circuit, such as an analog-to-digital integrated circuit, by randomizing the differential mismatch.

FIG. 1 is a block diagram illustrating a system 100 for improving the dynamic performance in an analog-to-digital converter (ADC), according to one embodiment. The system 100 includes an analog to digital converter (ADC) 102, a pseudo random bit sequence generator 104 for generating a pseudo random bit sequence.

In operation, prior to applying an analog input signal to an input stage of the ADC 102, the analog input signal is first multiplied by a random bit sequence that is output from the pseudo random bit sequence generator. In the presently described embodiment, the random bit sequence is a series of +1 and −1 values. In some embodiments, the bit sequence may use other values, the general rule being multiplication by +x and −1/x values.

The output of the multiplication of the analog input signal with the random bit sequence is applied to the input of the ADC 102 as a modified analog input signal. The ADC 102 converts the modified analog input signal into a corresponding digital output signal. The digital output signal is then multiplied by the same random bit sequence used at the input stage.

By way of example, the output of the ADC is given as follows for a generalized analog input signal, f (x),

• • Multiplication by ‘1’>ADCOUT=f (x),
  • Multiplication by ‘−1’ and flipping the value at the output>ADCOUT=−f (−x).

It is instructive to note that as a result of the multiplication, all even harmonics (i.e.,2^nd, 4^th, 6^th order harmonics and so on) in the ADC are randomized, and all odd harmonics (i.e., 3^rd, 5^th, 7^th and so on) remains the same. Also, memory in the system gets randomized and becomes noise.

One drawback with the present method is that any offset in the ADC appears as noise. An offset correction circuit is provided to solve this problem. The offset can be calibrated at a configuration stage, prior to actual use. In one embodiment, the ADC uses two internal bits to help in correcting the offset to a much higher accuracy than the number of bits in the ADC.

With reference now to FIG. 2, there is shown a process 200 for improving the dynamic performance in a Circuit, such as the ADC 102 shown in FIG. 1, according to one embodiment.

At step 202, the input signal supplied to the ADC 102 by multiplying the input signal randomly with a pseudo random bit sequence in an input stage. The input signal is multiplied by +1 or −1. The choice of multiplication with the pseudo random bit is random.

At step 204, after multiplication, the modified analog input signal is supplied to the ADC 102.

At step 206, the modified analog input signal is processed in the ADC 102 to generate a modified digital output signal.

At step 208, the modified digital output signal is multiplied with the same pseudo random bit as multiplied in the input stage. This multiplication scheme ensures the even harmonics (2^nd order harmonics, 4^th order harmonics, 6^th order harmonics etc.) are randomized and the odd harmonics (1^st order harmonics, 3^rd order harmonics, 5^th order harmonics etc.) remain the same.

FIG. 3 is a circuit diagram illustrating an exemplary ADC according to an embodiment of the invention. A differential analog input (INP, INM) is supplied to two sampling switches, labeled S1 and S2. The differential analog inputs INP and INM are coupled to the ADC core 202 through these sampling switches S1 and S2. Depending on the pseudo random bit sequence (PRBS) (+1 or −1), either S1 or S2 switch is used. The multiplication with +1 or −1 is easier to implement in a differential analog circuit.

The ADC converts the modified input signal into a corresponding modified digital output signal. In accordance with a key aspect of the invention, the modified digital output signal is multiplied again with the same pseudo-random bit sequence applied at the input stage, namely, either +1 or −1. This multiplication is easier to perform at the output stage, as it is in a digital form.

It should be appreciated that the particular exemplary embodiment of FIG. 3 is provided by way of illustration, and not limitation. Those knowledgeable in the art will recognize that various implementation circuits can be used for multiplying and re-multiplying the respective input and output signals.

It should be appreciated, that while embodiments of the present application describe the inventive principals using an analog-to-digital converter circuit, the invention is more broadly applicable to improving the dynamic performance of other integrated circuits, such as, for example, a switched capacitor circuit.

Those skilled in the art will recognize that a wide variety of modifications, alterations, and combinations can be made with respect to the above described embodiments without departing from the spirit and scope of the invention, and that such modifications, alterations, and combinations are to be viewed as being within the ambit of the inventive concept. It should particularly be noted that these teachings are applicable to any IC where differential mismatch needs to be randomized.

The forgoing description sets forth numerous specific details to convey a thorough understanding of the invention. However, it will be apparent to one skilled in the art that the invention may be practiced without these specific details. Well-known features are sometimes not described in detail in order to avoid obscuring the invention. Other variations and embodiments are possible in light of above teachings, and it is thus intended that the scope of invention not be limited by this Detailed Description, but only by the following Claims.

Claims

1. A method for improving the dynamic performance of a circuit, the method comprising the steps of: randomly multiplying an input signal of the circuit with a pseudo random bit sequence in an input stage to produce a modified input signal;processing the modified input signal in the circuit to generate a modified output signal; andmultiplying the modified output signal with the pseudo random bit sequence used at the input stage to produce a final output signal, whereby even harmonics in the final output signal are randomized.

2. The method according to claim 1, wherein the pseudo random bit sequence comprises a random sequence of positive and negative values.

3. The method according to claim 2, wherein the positive values are +1 and the negative values are −1.

4. The method according to claim 1, wherein the circuit is an analog-to-digital converter (ADC) circuit.

5. The method according to claim 1, wherein the circuit is a switched capacitor circuit.

6. The method of claim 1 further comprising: removing noise due to offset in the circuit.

7. An analog-to-digital converter (ADC) wherein an analog input signal is multiplied by a pseudo-random bit sequence to produce a modified analog input signal, processing the modified analog input signal in the ADC to produce a modified digital output signal and re-multiplying the digital output signal by the pseudo-random bit sequence to produce a final digital output signal.

8. The analog-to-digital converter (ADC) of claim 7, wherein an offset correction circuit removes noise generated in the ADC.

9. The analog-to-digital converter (ADC) of claim 7, whereby the memory in the analog to digital converter is randomized.

10. A system for improving the dynamic performance of a circuit, the system comprising: a pseudo-random bit sequence generator for generating a pseudo random bit sequence;a pair of sampling switches for receiving said pseudo random bit sequence to determine one of an open or closed state of said switches, and for outputting a modified analog input signal as output;a circuit core for receiving said modified analog input signal as input and for converting said modified analog input signal to a modified digital output signal; andmeans for multiplying said modified digital output signal by said pseudo random bit sequence to generate a final output signal.