In commonly owned United States Patent Applications: (1) U.S. patent application Ser. No. 09/916,232 (“the '232 application”), entitled “ARRANGEMENT OF COLOR PIXELS FOR FULL COLOR IMAGING DEVICES WITH SIMPLIFIED ADDRESSING,” filed Jul. 25, 2001; (2) U.S. patent application Ser. No. 10/278,353 (“the '353 application”), entitled “IMPROVEMENTS TO COLOR FLAT PANEL DISPLAY SUB-PIXEL ARRANGEMENTS AND LAYOUTS FOR SUB-PIXEL RENDERING WITH INCREASED MODULATION TRANSFER FUNCTION RESPONSE,” filed Oct. 22, 2002; (3) U.S. patent application Ser. No. 10/278,352 (“the '352 application”), entitled “IMPROVEMENTS TO COLOR FLAT PANEL DISPLAY SUB-PIXEL ARRANGEMENTS AND LAYOUTS FOR SUB-PIXEL RENDERING WITH SPLIT BLUE SUB-PIXELS,” filed Oct. 22, 2002; (4) U.S. patent application Ser. No. 10/243,094 (“the '094 application), entitled “IMPROVED FOUR COLOR ARRANGEMENTS AND EMITTERS FOR SUB-PIXEL RENDERING,” filed Sep. 13, 2002; (5) U.S. patent application Ser. No. 10/278,328 (“the '328 application”), entitled “IMPROVEMENTS TO COLOR FLAT PANEL DISPLAY SUB-PIXEL ARRANGEMENTS AND LAYOUTS WITH REDUCED BLUE LUMINANCE WELL VISIBILITY,” filed Oct. 22, 2002; (6) U.S. patent application Ser. No. 10/278,393 (“the '393 application”), entitled “COLOR DISPLAY HAVING HORIZONTAL SUB-PIXEL ARRANGEMENTS AND LAYOUTS,” filed Oct. 22, 2002; (7) U.S. patent application Ser. No. 01/347,001 (“the '001 application”) entitled “IMPROVED SUB-PIXEL ARRANGEMENTS FOR STRIPED DISPLAYS AND METHODS AND SYSTEMS FOR SUB-PIXEL RENDERING SAME,” filed Jan. 16, 2003, each of which is herein incorporated by reference in its entirety, novel sub-pixel arrangements are disclosed for improving the cost/performance curves for image display devices.
For certain subpixel repeating groups having an even number of subpixels in a horizontal direction, the following systems and techniques to affect improvements, e.g. proper dot inversion schemes and other improvements, are disclosed and are herein incorporated by reference in their entirety: (1) U.S. patent application Ser. No. 10/456,839 entitled “IMAGE DEGRADATION CORRECTION IN NOVEL LIQUID CRYSTAL DISPLAYS”; (2) U.S. patent application Ser. No. 10/455,925 entitled “DISPLAY PANEL HAVING CROSSOVER CONNECTIONS EFFECTING DOT INVERSION”; (3) U.S. patent application Ser. No. 10/455,931 entitled “SYSTEM AND METHOD OF PERFORMING DOT INVERSION WITH STANDARD DRIVERS AND BACKPLANE ON NOVEL DISPLAY PANEL LAYOUTS”; (4) U.S. patent application Ser. No. 10/455,927 entitled “SYSTEM AND METHOD FOR COMPENSATING FOR VISUAL EFFECTS UPON PANELS HAVING FIXED PATTERN NOISE WITH REDUCED QUANTIZATION ERROR”; (5) U.S. patent application Ser. No. 10/456,806 entitled “DOT INVERSION ON NOVEL DISPLAY PANEL LAYOUTS WITH EXTRA DRIVERS”; (6) U.S. patent application Ser. No. 10/456,838 entitled “LIQUID CRYSTAL DISPLAY BACKPLANE LAYOUTS AND ADDRESSING FOR NON-STANDARD SUBPIXEL ARRANGEMENTS”; (7) U.S. patent application Ser. No. 10/696,236 entitled “IMAGE DEGRADATION CORRECTION IN NOVEL LIQUID CRYSTAL DISPLAYS WITH SPLIT BLUE SUBPIXELS”, filed Oct. 28, 2003; and (8) U.S. patent application Ser. No. 10/807,604 entitled “IMPROVED TRANSISTOR BACKPLANES FOR LIQUID CRYSTAL DISPLAYS COMPRISING DIFFERENT SIZED SUBPIXELS”, filed Mar. 23, 2004.
These improvements are particularly pronounced when coupled with sub-pixel rendering (SPR) systems and methods further disclosed in those applications and in commonly owned United States Patent Applications: (1) U.S. patent application Ser. No. 10/051,612 (“the '612 application”), entitled “CONVERSION OF RGB PIXEL FORMAT DATA TO PENTILE MATRIX SUB-PIXEL DATA FORMAT,” filed Jan. 16, 2002; (2) U.S. patent application Ser. No. 10/150,355 (“the '355 application”), entitled “METHODS AND SYSTEMS FOR SUB-PIXEL RENDERING WITH GAMMA ADJUSTMENT,” filed May 17, 2002; (3) U.S. patent application Ser. No. 10/215,843 (“the '843 application”), entitled “METHODS AND SYSTEMS FOR SUB-PIXEL RENDERING WITH ADAPTIVE FILTERING,” filed Aug. 8, 2002; (4) U.S. patent application Ser. No. 10/379,767 entitled “SYSTEMS AND METHODS FOR TEMPORAL SUB-PIXEL RENDERING OF IMAGE DATA” filed Mar 4, 2003; (5)U.S. patent application Ser. No. 10/379,765 entitled “SYSTEMS AND METHODS FOR MOTION ADAPTIVE FILTERING,” filed Mar. 4, 2003; (6) U.S. patent application Ser. No. 10/379,766 entitled “SUB-PIXEL RENDERING SYSTEM AND METHOD FOR IMPROVED DISPLAY VIEWING ANGLES” filed Mar. 4, 2003; (7) U.S. patent application Ser. No. 10/409,413 entitled “IMAGE DATA SET WITH EMBEDDED PRE-SUBPIXEL RENDERED IMAGE” filed Apr. 7, 2003, which are hereby incorporated herein by reference in their entirety.
Improvements in gamut conversion and mapping are disclosed in commonly owned and co-pending United States Patent Applications: (1) U.S. patent application Ser. No. 10/691,200 entitled “HUE ANGLE CALCULATION SYSTEM AND METHODS”, filed Oct. 21, 2003; (2) U.S. patent application Ser. No. 10/691,377 entitled “METHOD AND APPARATUS FOR CONVERTING FROM SOURCE COLOR SPACE TO RGBW TARGET COLOR SPACE”, filed Oct. 21, 2003; (3) U.S. patent application Ser. No. 10/691,396 entitled “METHOD AND APPARATUS FOR CONVERTING FROM A SOURCE COLOR SPACE TO A TARGET COLOR SPACE”, filed Oct. 21, 2003; and (4) U.S. patent application Ser. No. 10/690,716 entitled “GAMUT CONVERSION SYSTEM AND METHODS” filed Oct. 21, 2003 which are all hereby incorporated herein by reference in their entirety.
Additional advantages have been described in (1) U.S. patent application Ser. No. 10/696,235 entitled “DISPLAY SYSTEM HAVING IMPROVED MULTIPLE MODES FOR DISPLAYING IMAGE DATA FROM MULTIPLE INPUT SOURCE FORMATS”, filed Oct. 28, 2003 and (2) U.S. patent application Ser. No. 10/696,026 entitled “SYSTEM AND METHOD FOR PERFORMING IMAGE RECONSTRUCTION AND SUBPIXEL RENDERING TO EFFECT SCALING FOR MULTI-MODE DISPLAY” filed Oct. 28, 2003.
Additionally, these co-owned and co-pending applications are herein incorporated by reference in their entirety: (1) U.S. patent application Ser. No. 11/873,221 entitled “SYSTEMS AND METHODS FOR SELECTING A WHITE POINT FOR IMAGE DISPLAYS”; (2) U.S. patent application Ser. No. 10/821,353 entitled “NOVEL SUBPIXEL LAYOUTS AND ARRANGEMENTS FOR HIGH BRIGHTNESS DISPLAYS”; (3) U.S. patent application Ser. No. 10/821,306 entitled “SYSTEMS AND METHODS FOR IMPROVED GAMUT MAPPING FROM ONE IMAGE DATA SET TO ANOTHER”; (4) U.S. patent application Ser. No. 11/780,898 entitled “IMPROVED SUBPIXEL RENDERING FILTERS FOR HIGH BRIGHTNESS SUBPIXEL LAYOUTS”; which are all hereby incorporated by reference. All patent applications mentioned in this specification are hereby incorporated by reference in their entirety.
The accompanying drawings, which are incorporated in, and constitute a part of this specification illustrate exemplary implementations and embodiments of the invention and, together with the description, serve to explain principles of the invention.
Reference will now be made in detail to implementations and embodiments, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
It will be appreciated that the principles of the present invention apply to layouts other than the one shown in
For the conventional system of
More generally, there might be a reduction of the number of image pixels, or subpixel data sets, from the input image set to the subpixel rendered image set—e.g. for the layout shown in
One possible embodiment is to pad the SPR image data with dummy data into a new image data format. This would allow the input and the output cycle timing to remain unchanged. Additionally, it may not be necessary to use line memory in order to store the output image data.
Another possible embodiment is to pass along only valid image data to a panel driver—without the need for dummy image values.
With respect to a panel having the subpixel layout 404 (as shown in
The following data below depicts two possible cases for data format and timing.
There are two possible cases to consider for implementing these asynchronous systems:
Case 1: Output Pattern Sequence
Case 2: Output Three Rendering Sub-pixels Each Time
In case 1, it may be difficult to implement a complex state machine for the asynchronous design. Additionally, the output pattern sequence may be different if the numbers of column are not covered by formula 6*X+2. Instead, it may be possible not to deal with output pattern sequence and inserting new pattern at boundary of two rows. Alternatively, it may be possible to have a suitable layout (e.g. RGBG) format ready then output three rendering sub-pixels each time. A 24-bit latch may be desirable for keeping RGBG data with 6-bit format each. Additionally, the write signal SWRn may be different from case 1.
The timing buffer block generates the output interface timing based on the input and output channel ratio. For the synchronous interface, a pixel clock (CLK), data valid (DE) and optional clock (OCLK) signals are used. For the asynchronous interface, Write and Chip Select (CS) are input to the color-channel formatter. With this output interface timing, the channel converter logic converts from SPR output formats to the panel driver interface formats, the array formats of panel driver or the frame-buffer interface formats, as shown in the
While the invention has been described with reference to an exemplary embodiment, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
5010413 | Bahr | Apr 1991 | A |
5062057 | Blacken et al. | Oct 1991 | A |
5113274 | Takahashi et al. | May 1992 | A |
5341153 | Benzschawel et al. | Aug 1994 | A |
5398066 | Martinez-Uriegas et al. | Mar 1995 | A |
6160535 | Park | Dec 2000 | A |
6243055 | Fergason | Jun 2001 | B1 |
6278434 | Hill et al. | Aug 2001 | B1 |
6340970 | Furuhashi et al. | Jan 2002 | B1 |
6360023 | Betrisey et al. | Mar 2002 | B1 |
6393145 | Betrisey et al. | May 2002 | B2 |
6414719 | Parikh | Jul 2002 | B1 |
6614414 | De Haan et al. | Sep 2003 | B2 |
6738526 | Betrisey et al. | May 2004 | B1 |
6937217 | Klompenhouwer et al. | Aug 2005 | B2 |
7046256 | Credelle | May 2006 | B2 |
7068287 | Credelle | Jun 2006 | B2 |
7084923 | Brown Elliott et al. | Aug 2006 | B2 |
7170505 | Akahori | Jan 2007 | B2 |
20010048764 | Betrisey et al. | Dec 2001 | A1 |
20020047923 | Okuno et al. | Apr 2002 | A1 |
20020093521 | Daly et al. | Jul 2002 | A1 |
20030006978 | Fujiyoshi | Jan 2003 | A1 |
20030034992 | Brown Elliott et al. | Feb 2003 | A1 |
20030052886 | Naegle | Mar 2003 | A1 |
20040140983 | Credelle | Jul 2004 | A1 |
20040169807 | Rho et al. | Sep 2004 | A1 |
20040239813 | Klompenhouwer | Dec 2004 | A1 |
20040263528 | Murdoch et al. | Dec 2004 | A1 |
20050099540 | Elliott et al. | May 2005 | A1 |
20050169551 | Messing et al. | Aug 2005 | A1 |
20060061605 | Credelle | Mar 2006 | A1 |
20060238649 | Brown Elliott et al. | Oct 2006 | A1 |
Number | Date | Country |
---|---|---|
1354452 | Jun 2002 | CN |
WO 0042762 | Jul 2000 | WO |
Number | Date | Country | |
---|---|---|---|
20050225548 A1 | Oct 2005 | US |