System and method for managing garbage collection in solid-state memory

Information

  • Patent Grant
  • 9026716
  • Patent Number
    9,026,716
  • Date Filed
    Wednesday, May 12, 2010
    14 years ago
  • Date Issued
    Tuesday, May 5, 2015
    9 years ago
Abstract
Methods and systems for optimizing the selection of memory blocks for garbage collection to maximize the amount of memory freed by garbage collection operations are disclosed. Some of these systems and methods provide for the efficient selection of optimal or near-optimal garbage collection candidate blocks, with the most optimal selection defined as block(s) with the most invalid pages. In some cases, a controller classifies memory blocks into various invalid block pools by the amount of invalid pages each block contains. When garbage collection is performed, the controller selects a block from a non-empty pool of blocks with the highest minimum amount of invalid pages. The pools facilitate the optimal or near-optimal selection of garbage collection candidate blocks in an efficient manner and the data structure of the pools can be implemented with bitmasks, which take minimal space in memory.
Description
BACKGROUND

Solid-state storage subsystems execute many commands in the course of their normal operation. For example, garbage collection is frequently performed on memory blocks that may contain both valid and invalid data. When such a memory block is selected for garbage collection, the garbage collection operation copies valid data within the memory block to a new location in memory and then erases the entire memory block, making the entire block available for future data writes. Therefore, the amount of memory freed by the garbage collection process depends on the amount of invalid pages within the memory blocks selected for garbage collection.





BRIEF DESCRIPTION OF THE DRAWINGS

Systems and methods which embody the various features of the invention will now be described with reference to the following drawings, in which:



FIG. 1 is a block diagram illustrating a solid-state storage subsystem according to one embodiment.



FIG. 2 is a flow diagram illustrating a method for maintaining invalid page information on memory blocks within a solid-state storage subsystem according to one embodiment.



FIG. 3 is a flow diagram illustrating a method for selecting memory blocks for garbage collection in accordance with one embodiment.



FIG. 4 illustrates an example of using invalid block and free block pools to track memory blocks for garbage collection according to one embodiment.





DETAILED DESCRIPTION

While certain embodiments of the inventions have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms. Furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.


Overview


Embodiments of the invention are directed to optimizing the selection of memory blocks for garbage collection to maximize the amount of memory freed by garbage collection operations. The systems and methods disclosed herein provide for the efficient selection of optimal or near-optimal garbage collection candidate blocks, with the most optimal selection defined as block(s) with the most invalid pages. In one embodiment, a controller classifies memory blocks into various invalid block pools by the amount of invalid pages each block contains. When garbage collection is performed, the controller selects a block from a non-empty pool of blocks with the highest minimum amount of invalid pages. The pools facilitate the optimal or near-optimal selection of garbage collection candidate blocks in an efficient manner and the data structure of the pools can be implemented with bitmasks, which take minimal space in memory. Although the present disclosure describes various embodiments as applicable to blocks, the embodiments are not so limited and are applicable to other units of memory such as superblocks.


System Overview



FIG. 1 is a block diagram illustrating a storage subsystem embodiment. As shown, a storage subsystem 140 includes a controller 150, which in turn includes a host command queue 142, a garbage collection command queue 144, and a garbage collection module 148. In one embodiment, the host command queue 142 receives memory commands from a driver 132 residing within a host system 130 and the garbage collection command queue 144 receives commands from the garbage collection module 148, which manages garbage collection. In other embodiments, the commands from the driver 132 and the garbage collection module 148 are received into a single queue for execution. The memory commands from the driver 132 may include write and read commands issued by the host system 130, while memory commands from the garbage collection module 148 may include commands used for garbage collection. As further shown in FIG. 1, in one embodiment, the controller 150 executes the commands in the host command queue 142 and the garbage collection command queue 144 in one or more non-volatile solid-state memory arrays 160.


The controller 150 also maintains several data structures including, in one embodiment, an invalid page table 152 and a mapping table 154. In one embodiment, the invalid page table 152 keeps track of the validity of data located at physical page addresses throughout the non-volatile solid-state memory arrays 160, while the mapping table 154 keeps track of the correspondence between logical block addresses (LBA) and physical page addresses in the non-volatile solid-state memory arrays 160. In one embodiment, other data structures include invalid page counters 156, invalid block pools 162, and a free pool 164. In one embodiment, invalid page counters 156 are maintained for at least some of the memory blocks in the memory arrays 160. In one embodiment, an invalid page counter 156 is maintained for each block and tracks the number of invalid pages within the associated block. In one embodiment, the invalid page counters 156 and/or the invalid page table 152 are stored in dynamic random access memory (DRAM). The blocks are assigned in one embodiment to various invalid block pools 162. For example, blocks that are in use may be classified into a pool for blocks with at least 25% invalid pages, a pool for blocks with at least 50% invalid pages, a pool for blocks with at least 75% invalid pages, or a pool for blocks with 100% invalid pages. Blocks that are available for new writes are classified into the free pool 164. In one embodiment, the data structures related to the pool assignments are stored in static random access memory (SRAM). The use and maintenance of these data structures for garbage collection will be further described below.


Maintaining Invalid Page Data of Memory Blocks



FIG. 2 is a flow diagram illustrating a method 200 for maintaining invalid page information on memory blocks according to one embodiment. In block 202, the controller 150 begins by receiving a write command (operation) for execution. The write operation may be issued by the host system 130. In block 204, the controller updates the mapping table 154 as part of executing the write operation. In one embodiment, the controller updates the mapping table by first locating, in the mapping table, an entry for the LBA in the write command to determine a physical page address that corresponds to the LBA, and then by updating the located entry with the new physical page address at which the new data is written. For example, a write may be directed to LBA 10, which prior to the write operation was mapped to block 5, page 2. Before the actual write to memory, the controller updates the mapping table so that the entry for LBA 10 corresponds to the new location at which the data will be written (e.g. block 12, page 4). Alternatively, the controller may update the mapping table after the actual write to memory. In block 206, the controller determines whether an update to the invalid page table is needed. In most instances this is needed unless the particular LBA entry associated with the write operation has not been previously assigned to any physical address. In the above example, since block 5, page 2 is now invalid, the portion of the invalid page table 154 covering block 5 needs to be updated. If an update is needed, the method proceeds to block 208, where the controller increments the invalid page counter 156 for the block with the change. The invalid page table 152 is then updated in block 210.


The controller performs another check in block 212 to determine if the page counter for the block with the change has crossed an invalid page threshold. If a threshold has been crossed, the block is re-assigned to a new pool in block 214. Following the example above, if an invalid page counter indicates that the number of invalid pages within block 5 has increased to 1024 out of 2048 total, then block 5 is re-assigned from the 25% invalid pool to the 50% invalid pool. In one embodiment, the controller process that handles write operations from the host obtains a lock on the invalid page counter, invalid page table, and the invalid block pool data structure or a subset of those data structures while performing the above referenced update tasks. Since the garbage collection process consults with some of the same data structures in its operation, locking these data structures prevents the garbage collection process and other internal system processes from reading outdated data and executing commands that would cause data consistency problems. For example, as the invalid page table is used in one embodiment to block pending garbage collection commands from being executed on physical page addresses indicated as containing invalid information, locking the table while the updating takes place ensures that garbage collection commands attempting to write invalid data are properly blocked from execution in accordance with updated information. In other embodiments the various update steps may be executed in a different order than that shown in FIG. 2.


Using Invalid Page Data to Select Memory Blocks for Garbage Collection



FIG. 3 is a flow diagram illustrating a method for selecting memory blocks for garbage collection in accordance with one embodiment. In one embodiment, the method 300 is performed by the controller 150 to select an optimal or near-optimal candidate block for garbage collection. As discussed above, an optimal selection involves selecting a block with the highest number of invalid pages to maximize the amount of memory freed by a garbage collection operation.


In FIG. 3, the threshold percentages associated with the individual pools are provided as examples only and other percentages may be used. In addition, in one embodiment the lowest threshold percentage is set in accordance with the amount of over-provisioning (additional storage over stated capacity) provided in the non-volatile memory arrays. For example, the lowest threshold percentage may be equal to or greater than the over-provisioning amount, since the over-provisioning amount correlates to the minimum amount of invalid pages in the blocks when free blocks are exhausted. In the illustrated example, the lowest threshold of 25% invalid pages corresponds to the 25% over-provisioning provided in the example storage subsystem. In other embodiments, the number of pools may be set to other numbers and the lowest threshold percentage may be higher or lower than the over-provisioning percentage. In one embodiment, the threshold of at least one pool is set at 100% or near 100% invalid to capture blocks that would yield the most amount of space after garbage collection.


The method 300 begins in block 302, where the controller determines whether there are enough blocks remaining in the free pool to accommodate pending write operations. Garbage collection is triggered if it is determined that there are not enough blocks in the free pool, and the method moves to block 304, where the controller determines if there are any blocks in the 100% invalid pool. If so, a memory block from that pool is selected in block 312. If not, the controller determines if there are any blocks in the 75% invalid pool in block 306. If so, a memory block from that pool is selected in block 312. The same process is repeated for the 50% invalid pool in block 308 if none are found in the 75% pool. Finally, if there are no blocks in the 100%, 75%, or 50% pool, a block is chosen from the 25% pool in block 310. The 25% pool is the default pool in this example and is expected to contain at least one block because block 310 is reached only if the free pool is determined to be exhausted in block 302. This is because an over-provisioning of 25% guarantees at least one block with at least 25% invalid pages when there are no more free blocks. The selected candidate block in block 310 or 312 is then used in the garbage collection operation in block 314. Finally, while the selection of a single block is shown in FIG. 3, other embodiments may select multiple blocks together from one or more pools for garbage collection. For example, if the controller determines that 45 blocks are needed for garbage collection and only 10 are in the 100% pool and 41 are in the 75% pool, the controller may select 10 from the 100% pool and the remaining 35 it needs from the 75% pool.


Multi-Pool Data Structure



FIG. 4 illustrates an example set of invalid block pools 402 according to one embodiment. As shown, example blocks 0-7 are distributed in the four pools 402A-D in accordance with the number of invalid pages each block contains. As previously shown in FIG. 3, the controller triggers garbage collection if it determines that there are not enough blocks in the free pool 404. If and when this occurs, block 7 would be selected first for garbage collection since it belongs to the 100% invalid pool. If more blocks are still needed for garbage collection, in the next iteration the controller would select any block from pool 402B (block 0, block 2, or block 5), since pool 402A is now empty and pool 402B is now the non-empty pool with the highest minimum invalid page threshold (at least 75%).


In one embodiment, to achieve speed optimization, the selection of a block assigned to a pool with multiple blocks does not depend on the blocks' actual percentages of invalid pages and a candidate block within the pool may be selected based on the current location of a selection process or a block may be randomly selected. The selection process may traverse the blocks in a consecutive fashion to locate a next available block assigned to the highest non-empty pool. For example, if the selection process last ended a search for a candidate block at block 1, block 2 would be selected since there are no more blocks in the 100% pool (block 7 has been taken) and block 2 is the first block in the 75% pool encountered in the selection process. Thus block 2 may be selected from pool 402B even though it has a lower percentage than block 0 or block 5. In the next iteration block 5 would be selected as the selection process picks up from block 3, moves to block 4, and finds block 5, which is the next block that belongs to the 75% pool. In other embodiments, additional checks and/or comparisons may be performed so a block with a higher or the highest percentage within the same pool may be selected. In various embodiments, several blocks are selected at once and may span across different pools (e.g. blocks 7 may be selected along with blocks 0, 2, and 5). However, in some embodiments, the selection progression remains from the pool of blocks with the highest minimum amount of invalid pages to the pool of blocks with the lowest minimum amount of invalid pages.


While the selection process removes blocks from the pools, other memory operations may cause blocks to be re-assigned to a pool with a higher minimum amount of invalid pages or blocks to be newly assigned to a pool if the blocks previously did not meet any of the thresholds.


In one embodiment, the pool structure is implemented with bitmasks, and a block may be associated with one or more bits that indicate its assignment to the pools. For example, a four-pool structure may involve four corresponding bitmasks for the blocks, with each bitmask indicating whether the individual blocks belong to a particular pool. In one embodiment, additional checking bits may be assigned to a group of blocks to speed up the selection process. For example, a checking bit may be used to indicate the status of 32 blocks, such that when the checking bit is set to “0” the selection process can skip over the 32 blocks knowing that none of the blocks have a “1” bit indicating an assignment to the particular pool in question. If the checking bit is set to “1,” the selection process will check the individual bits for the 32 blocks since the “1” indicates that at least one block is assigned to the particular pool. In another embodiment, additional checking bits may be assigned to groups of checking bits in a hierarchal order. For example, an additional checking bit may be assigned to a group of checking bits so that if any of the checking bits is set to “1,” the additional bit will be set to “1” as well. The checking bit approach reduces the time needed to locate a block assigned to the pool with the highest minimum amount of invalid pages. In another embodiment, the pool assignments are maintained in a table.


The multi-pool data structure provides an efficient method for selecting optimal or near optimal candidate blocks for garbage collection. In one embodiment, a sorted linked list structure is used to organize the blocks that are eligible for garbage collection. In one embodiment, the blocks are sorted in the linked list by the amount of invalid pages in the blocks, so that the optimal candidate for garbage collection can be located by selecting a block from the front or back of the linked list (depending on the direction of the sort). In one embodiment, the above described pools are implemented in a sorted linked list structure with pointers to entries that correspond to the minimum invalid page thresholds of the individual pools, so that blocks assigned to the individual pools can be quickly located. In another embodiment, one or more linked lists are used for each pool, and blocks are assigned to a pool as described above and inserted into the one or more linked lists for the corresponding pool. In some embodiments, the pool data structure implemented with bitmasks may need substantially less overhead memory as compared to the linked list implementations. This difference can be substantial in storage subsystems in which there are potentially millions of blocks or tens of thousands of superblocks that may be candidates for garbage collection at any given time.


CONCLUSION

The features and attributes of the specific embodiments disclosed above may be combined in different ways to form additional embodiments, all of which fall within the scope of the present disclosure. Although the present disclosure provides certain preferred embodiments and applications, other embodiments that are apparent to those of ordinary skill in the art, including embodiments which do not provide all of the features and advantages set forth herein, are also within the scope of this disclosure. Accordingly, the scope of the present disclosure is intended to be defined only by reference to the appended claims.

Claims
  • 1. A storage subsystem, comprising: a non-volatile solid-state memory array; anda controller comprising a garbage collection module and configured to receive and execute memory commands from a host system and the garbage collection module, the controller further configured to: maintain, for a first memory block in the memory array, an invalid page counter for storing data related to a number of invalid pages within the first memory block, the first memory block assigned by the number of invalid pages into a first pool, wherein the garbage collection module is configured to select memory blocks from a plurality of pools based on the number of invalid pages, wherein the first memory block is associated with a first group of memory blocks, the first group of memory blocks including a plurality of checking bits, each checking bit from the plurality of checking bits corresponding to a different pool from the plurality of pools, the checking bits configured to indicate whether at least one memory block of the first group of memory blocks is assigned to the corresponding pool;upon executing a memory command from the host system that causes a change in a validity of a page within the first memory block, update an invalid page counter associated with the first memory block; andreassign the first memory block to a second pool when the updated invalid page counter exceeds a threshold and set a checking bit corresponding to the second pool to indicate that at least one memory block of the first group of memory blocks is assigned to the second pool.
  • 2. The storage subsystem of claim 1, wherein the controller is further configured to assign the first memory block to a pool for free memory blocks after the first memory block undergoes garbage collection.
  • 3. The storage subsystem of claim 1, wherein each of the plurality of pools is assigned with blocks having a different minimum number of invalid pages and the garbage collection module is configured to select, for garbage collection, a second memory block assigned to a third pool with a highest minimum number of invalid pages.
  • 4. The storage subsystem of claim 3, wherein the plurality of pools comprise the first pool initially configured for memory blocks with at least 25% invalid pages, the second pool initially configured for memory blocks with at least 50% invalid pages, the third pool initially configured for memory blocks with at least 75% invalid pages, and a fourth pool initially configured for memory blocks with 100% invalid pages.
  • 5. The storage subsystem of claim 1, wherein a data structure is used to store data related to pool assignments of the memory blocks.
  • 6. The storage subsystem of claim 5, wherein the data structure is stored in static random access memory (SRAM).
  • 7. The storage subsystem of claim 5, wherein the data structure is a tree structure.
  • 8. The storage subsystem of claim 5, wherein the controller is further configured to obtain a lock on the data structure prior to reassigning the first memory block into a different pool.
  • 9. The storage subsystem of claim 1, wherein the controller is further configured to obtain a lock on the invalid page counter prior to updating the page counter.
  • 10. The storage subsystem of claim 1, wherein the invalid page counter is stored in dynamic random access memory (DRAM).
  • 11. The storage subsystem of claim 1, wherein the plurality of checking bits comprises a checking bit for each pool of the plurality of pools.
  • 12. A method of managing memory operations in non-volatile solid-state memory, the method comprising: maintaining, for a first memory block in the non-volatile solid-state memory, an invalid page counter for storing data related to a number of invalid pages within the first memory block, the first memory block classified by the number of invalid pages into a first pool of a plurality of pools, wherein the first memory block is associated with a first group of memory blocks, the first group of memory blocks including a plurality of checking bits, each checking bit from the plurality of checking bits corresponding to a different pool from the plurality of pools, the checking bits configured to indicate whether at least one memory block of the first group of memory blocks is assigned to the corresponding pool;upon receipt of a write command from a host system that causes a change in a validity of a page within the first memory block, updating an invalid page counter for the first memory block; andreclassifying the first memory block to a second pool when the invalid page counter of the first memory block indicates that a number of invalid pages within the first memory block exceeds a threshold and setting a checking bit corresponding to the second pool to indicate that at least one memory block of the first group of memory blocks is assigned to the second pool.
  • 13. The method of claim 12, further comprising: selecting, for garbage collection, a second memory block classified in a third pool with a highest minimum threshold of invalid pages.
  • 14. The method of claim 13, wherein the plurality of pools comprise the first pool initially configured for memory blocks with at least 25% invalid pages, the second pool initially configured for memory blocks with at least 50% invalid pages, the third pool initially configured for memory blocks with at least 75% invalid pages, and a fourth pool initially configured for memory blocks with 100% invalid pages.
  • 15. The method of claim 12, further comprising: locating, in a mapping table, an entry for a logical address in the write command to determine a physical page address that corresponds to the logical address;updating an invalid page table with information that blocks pending garbage collection commands from being executed at the physical page address;executing the write command; andupdating the located entry in the mapping table with a new physical address at which the data is written by the execution of the write command.
  • 16. The method of claim 15, wherein the updating the invalid page table further comprises updating an entry in the invalid page table to indicate that data at the physical page address is invalid.
  • 17. The method of claim 15, wherein the invalid page table is implemented as a bitmask wherein a bit is used to represent a validity of data at a page address.
  • 18. The method of claim 15, wherein the invalid page table is stored in DRAM.
  • 19. The method of claim 12, wherein a data structure is used to store data related to pool classifications of the memory blocks.
  • 20. The method of claim 19, wherein the data structure is stored in SRAM.
  • 21. The method of claim 19, wherein the data structure is a tree structure.
  • 22. The method of claim 12, wherein the invalid page counter is stored in DRAM.
  • 23. The method of claim 12, wherein the plurality of checking bits comprises a checking bit for each pool of the plurality of pools.
  • 24. A method for selecting memory blocks in a non-volatile memory array of a storage subsystem for garbage collection memory commands, the method comprising: maintaining data related to a number of invalid pages within the memory blocks;assigning the memory blocks to a plurality of pools, each of the pools configured to have a different minimum threshold of invalid pages in the individual memory blocks assigned to the pool, wherein the memory blocks are associated with a plurality of checking bits, each checking bit from the plurality of checking bits corresponding to a different pool from the plurality of pools, the checking bits configured to indicate whether at least one memory block is assigned to the corresponding pool;identifying, from the plurality of pools, a pool with the highest minimum threshold for garbage collection that includes memory blocks assigned to the pool, said identifying based, at least in part, on the checking bits;selecting a memory block from the assigned memory blocks for garbage collection;updating the data when a memory command received from a host system causes a validity of a page within the memory block to be changed;reassigning the memory block containing the page to a new pool with a higher minimum threshold of invalid pages based on the updated data; andsetting a checking bit corresponding to the new pool to indicate that at least one memory block from the memory blocks is assigned to the new pool.
  • 25. The method of claim 24, wherein the plurality of checking bits comprises a checking bit for each pool of the plurality of pools.
  • 26. A method for selecting memory blocks in a non-volatile memory array of a storage subsystem for garbage collection memory commands, the method comprising: maintaining statistical data regarding how many pages within the memory blocks are invalid;using the statistical data to maintain a plurality of pools of memory blocks based on the number of invalid pages, wherein the memory blocks are associated with a plurality of checking bits, each checking bit from the plurality of checking bits corresponding to a different pool from the plurality of pools, the checking bits configured to indicate whether at least one memory block is assigned to the corresponding pool;identifying from the plurality of pools a first pool that includes a first memory block from the memory blocks, said identifying based, at least in part, on the checking bits;selecting the first memory block for garbage collection;updating the statistical data when a memory command received from a host system causes a validity of a page within the first memory block to be changed;reassigning the first memory block containing the page to a new pool with a different threshold of invalid pages than the first pool associated with the memory block based on the updated statistical data; andsetting a checking bit corresponding to the new pool to indicate that at least one memory block from the memory blocks is assigned to the new pool.
  • 27. The method of claim 26, wherein the plurality of checking bits comprises a checking bit for each pool of the plurality of pools.
  • 28. A storage subsystem, comprising: a non-volatile solid-state memory array; anda controller comprising a garbage collection module and configured to select memory blocks in the non-volatile memory array for garbage collection memory commands, the controller further configured to:maintain statistical data regarding how many pages within the memory blocks are invalid;assign the memory blocks to a plurality of pools, each of the pools configured to have a different minimum threshold of invalid pages in the individual memory blocks assigned to the pool, wherein the memory blocks are associated with a plurality of checking bits, each checking bit from the plurality of checking bits corresponding to a different pool from the plurality of pools, the checking bits configured to indicate whether at least one memory block is assigned to the corresponding pool;identify, from the plurality of pools, a pool with the highest minimum threshold for garbage collection that includes memory blocks assigned to the pool, said identifying based, at least in part, on the checking bits; andselect a memory block from the assigned memory blocks for garbage collection; andwhen a memory command received from a host system causes a validity of a page within the memory block to be changed, update the statistical data, reassign the memory block containing the page to a new pool with a higher minimum threshold of invalid pages based on the updated statistical data, andset a checking bit corresponding to the new pool to indicate that at least one memory block from the memory blocks is assigned to the new pool.
  • 29. The storage subsystem of claim 28, wherein the plurality of checking bits comprises a checking bit for each pool of the plurality of pools.
  • 30. A storage subsystem, comprising: a non-volatile solid-state memory array; anda controller comprising a garbage collection module and configured to select memory blocks in the non-volatile memory array for garbage collection memory commands, the controller further configured to:maintain statistical data regarding how many pages within the memory blocks are invalid;use the statistical data to maintain a plurality of pools of memory blocks based on the number of invalid pages, wherein the memory blocks are associated with a plurality of checking bits, each checking bit from the plurality of checking bits corresponding to a different pool from the plurality of pools, the checking bits configured to indicate whether at least one memory block is assigned to the corresponding pool;identify from the plurality of pools a first pool that includes a first memory block from the memory blocks, said identifying based, at least in part, on the checking bits;select the first memory block for garbage collection; andwhen a memory command received from a host system causes a validity of a page within the first memory block to be changed, update the statistical data, reassign the first memory block containing the page to a new pool with a different threshold of invalid pages than the first pool based on the updated statistical data, andset a checking bit corresponding to the new pool to indicate that at least one memory block from the memory blocks is assigned to the new pool.
  • 31. The storage subsystem of claim 30, wherein the plurality of checking bits comprises a checking bit for each pool of the plurality of pools.
US Referenced Citations (178)
Number Name Date Kind
5093780 Sunahara Mar 1992 A
5123094 MacDougall Jun 1992 A
5634099 Andrews et al. May 1997 A
6088740 Ghaffari et al. Jul 2000 A
6205521 Schumann Mar 2001 B1
6338122 Baumgartner et al. Jan 2002 B1
6475062 Kubota et al. Nov 2002 B1
6678801 Greim et al. Jan 2004 B1
6757781 Williams et al. Jun 2004 B2
6760820 Henson et al. Jul 2004 B2
6856556 Hajeck Feb 2005 B1
6862151 Hoskins et al. Mar 2005 B2
6969989 Mei Nov 2005 B1
7082494 Thelin et al. Jul 2006 B1
7114041 Hammitt et al. Sep 2006 B2
7126857 Hajeck Oct 2006 B2
7174467 Helms et al. Feb 2007 B1
7310699 Sinclair Dec 2007 B2
7313641 Koch et al. Dec 2007 B2
7315917 Bennett et al. Jan 2008 B2
7340580 Kinoshita Mar 2008 B2
7363396 Liu et al. Apr 2008 B2
7363421 Di Sena et al. Apr 2008 B2
7366826 Gorobets et al. Apr 2008 B2
7406547 Haines et al. Jul 2008 B2
7424587 Caulkins et al. Sep 2008 B2
7430136 Merry, Jr. et al. Sep 2008 B2
7441054 Wu et al. Oct 2008 B2
7441067 Gorobets et al. Oct 2008 B2
7447807 Merry et al. Nov 2008 B1
7457903 Purdham et al. Nov 2008 B2
7487286 Nagano et al. Feb 2009 B2
7502256 Merry, Jr. et al. Mar 2009 B2
7509441 Merry et al. Mar 2009 B1
7582868 Jiang et al. Sep 2009 B2
7596643 Merry, Jr. et al. Sep 2009 B2
7653778 Merry, Jr. et al. Jan 2010 B2
7685337 Merry, Jr. et al. Mar 2010 B2
7685338 Merry, Jr. et al. Mar 2010 B2
7685374 Diggs et al. Mar 2010 B2
7733712 Walston et al. Jun 2010 B1
7765373 Merry et al. Jul 2010 B1
7831783 Pandit et al. Nov 2010 B2
7898855 Merry, Jr. et al. Mar 2011 B2
7912991 Merry et al. Mar 2011 B1
7936603 Merry, Jr. et al. May 2011 B2
7962792 Diggs et al. Jun 2011 B2
8078918 Diggs et al. Dec 2011 B2
8090899 Syu Jan 2012 B1
8095851 Diggs et al. Jan 2012 B2
8108692 Merry et al. Jan 2012 B1
8122185 Merry, Jr. et al. Feb 2012 B2
8127048 Merry et al. Feb 2012 B1
8135903 Kan Mar 2012 B1
8151020 Merry, Jr. et al. Apr 2012 B2
8161227 Diggs et al. Apr 2012 B1
8166245 Diggs et al. Apr 2012 B2
8243525 Kan Aug 2012 B1
8254172 Kan Aug 2012 B1
8261012 Kan Sep 2012 B2
8296625 Diggs et al. Oct 2012 B2
8312207 Merry, Jr. et al. Nov 2012 B2
8316176 Phan et al. Nov 2012 B1
8341339 Boyle et al. Dec 2012 B1
8375151 Kan Feb 2013 B1
8392635 Booth et al. Mar 2013 B2
8397107 Syu et al. Mar 2013 B1
8407449 Colon et al. Mar 2013 B1
8423722 Deforest et al. Apr 2013 B1
8433858 Diggs et al. Apr 2013 B1
8443167 Fallone et al. May 2013 B1
8447920 Syu May 2013 B1
8458435 Rainey, III et al. Jun 2013 B1
8478930 Syu Jul 2013 B1
8489854 Colon et al. Jul 2013 B1
8503237 Horn Aug 2013 B1
8521972 Boyle et al. Aug 2013 B1
8549236 Diggs et al. Oct 2013 B2
8583835 Kan Nov 2013 B1
8601311 Horn Dec 2013 B2
8601313 Horn Dec 2013 B1
8612669 Syu et al. Dec 2013 B1
8612804 Kang et al. Dec 2013 B1
8615681 Horn Dec 2013 B2
8638602 Horn Jan 2014 B1
8639872 Boyle et al. Jan 2014 B1
8683113 Abasto et al. Mar 2014 B2
8700834 Horn et al. Apr 2014 B2
8700950 Syu Apr 2014 B1
8700951 Call et al. Apr 2014 B1
8706985 Boyle et al. Apr 2014 B1
8707104 Jean Apr 2014 B1
8713066 Lo et al. Apr 2014 B1
8713357 Jean et al. Apr 2014 B1
8719531 Strange et al. May 2014 B2
8724422 Agness et al. May 2014 B1
8725931 Kang May 2014 B1
8745277 Kan Jun 2014 B2
8751728 Syu et al. Jun 2014 B1
8769190 Syu et al. Jul 2014 B1
8769232 Suryabudi et al. Jul 2014 B2
8775720 Meyer et al. Jul 2014 B1
8782327 Kang et al. Jul 2014 B1
8788778 Boyle Jul 2014 B1
8788779 Horn Jul 2014 B1
8788880 Gosla et al. Jul 2014 B1
8793429 Call et al. Jul 2014 B1
20010034809 Ogawa Oct 2001 A1
20020040413 Okada et al. Apr 2002 A1
20020083111 Row et al. Jun 2002 A1
20040193743 Byers et al. Sep 2004 A1
20050193081 Gruber et al. Sep 2005 A1
20050204187 Lee et al. Sep 2005 A1
20060155917 Di Sena et al. Jul 2006 A1
20060161724 Bennett et al. Jul 2006 A1
20070016721 Gay Jan 2007 A1
20070033332 Sinclair et al. Feb 2007 A1
20070043900 Yun Feb 2007 A1
20070186032 Sinclair et al. Aug 2007 A1
20070186065 Lee et al. Aug 2007 A1
20080082736 Chow et al. Apr 2008 A1
20080091872 Bennett et al. Apr 2008 A1
20080126685 Danilak May 2008 A1
20080126719 Danilak May 2008 A1
20080126720 Danilak May 2008 A1
20080126891 Danilak May 2008 A1
20080155166 James et al. Jun 2008 A1
20080235306 Kim et al. Sep 2008 A1
20080235443 Chow et al. Sep 2008 A1
20080263305 Shu et al. Oct 2008 A1
20080282024 Biswas et al. Nov 2008 A1
20080288717 Torabi Nov 2008 A1
20080307164 Sinclair Dec 2008 A1
20090012976 Kang et al. Jan 2009 A1
20090017220 Muller et al. Jan 2009 A1
20090070502 Noha et al. Mar 2009 A1
20090116475 Krzyzanowski et al. May 2009 A1
20090119460 Lin et al. May 2009 A1
20090129163 Danilak May 2009 A1
20090150599 Bennett Jun 2009 A1
20090154026 Jiang et al. Jun 2009 A1
20090172250 Allen et al. Jul 2009 A1
20090172258 Olbrich et al. Jul 2009 A1
20090172260 Olbrich et al. Jul 2009 A1
20090271562 Sinclair Oct 2009 A1
20090313501 Hallivuori Dec 2009 A1
20090327589 Moshayedi Dec 2009 A1
20100023672 Garobets et al. Jan 2010 A1
20100037009 Yano et al. Feb 2010 A1
20100174849 Walston et al. Jul 2010 A1
20100185806 Pruthi et al. Jul 2010 A1
20100250793 Syu Sep 2010 A1
20100262760 Swing et al. Oct 2010 A1
20110022778 Schibilla et al. Jan 2011 A1
20110055455 Post et al. Mar 2011 A1
20110055458 Kuehne Mar 2011 A1
20110099323 Syu Apr 2011 A1
20110191566 Takamiya et al. Aug 2011 A1
20110231624 Fukutomi et al. Sep 2011 A1
20110283049 Kang et al. Nov 2011 A1
20120239851 Calvert et al. Sep 2012 A1
20120260020 Suryabudi et al. Oct 2012 A1
20120278531 Horn Nov 2012 A1
20120284460 Guda Nov 2012 A1
20120324191 Strange et al. Dec 2012 A1
20130024595 Subramaniyan et al. Jan 2013 A1
20130132638 Horn et al. May 2013 A1
20130145106 Kan Jun 2013 A1
20130290793 Booth et al. Oct 2013 A1
20140059405 Syu et al. Feb 2014 A1
20140101369 Tomlin et al. Apr 2014 A1
20140115427 Lu Apr 2014 A1
20140133220 Danilak et al. May 2014 A1
20140136753 Tomlin et al. May 2014 A1
20140149826 Lu et al. May 2014 A1
20140157078 Danilak et al. Jun 2014 A1
20140181432 Horn Jun 2014 A1
20140223255 Lu et al. Aug 2014 A1
Foreign Referenced Citations (2)
Number Date Country
101404028 Apr 2009 CN
101419573 Apr 2009 CN
Non-Patent Literature Citations (8)
Entry
Hu et al., “Write Amplification Analysis in Flash-Based Solid State Drives”, SYSTOR'09, Haifa, 2009, Zurich Research Laboratory,copyright 2009 IBM Corporation, downloaded on May 12, 2010 from https://www.research.ibm.com/haifa/conferences/systor2009/papers/2—2—2.pdf, 13 pages.
Taratorin, Alexander M. and Klaas B. Klassen, Observation of Recording Pole Instability in Perpendicular Recording, IEEE Transactiion on Magnetics, vol. 42, No. Oct. 10, 2006, pp. 2267-2269.
Office Action under U.S. Appl. No. 12/771,771 dated May 22, 2012.
Office Action under U.S. Appl. No. 12/771,771 dated Oct. 24, 2012.
Webpage for Anandtech, located at www.anandtech.com, accessed on Jun. 17, 2011.
Notice of Allowance dated Apr. 2, 2013 issued in U.S. Appl. No. 12/777,771, 8 pages.
Ho-Fan Kang, U.S. Appl. No. 14/303,508, filed Jun. 12, 2014, 16 pages.
Chinese Office Action dated Jan. 30, 2015 from related Chinese Application Serial No. 201110126948.8, 8 pages.
Related Publications (1)
Number Date Country
20110283049 A1 Nov 2011 US