This application is based upon Provisional Patent Application No. 60/731,239, filed 31 Oct. 2005.
The present invention relates to power gating of an integrated circuit (IC).
The proliferation of the number of components on an IC increases power consumption. With an increase in power consumption, optimization of the power supplied to various parts in the IC becomes essential. This optimization can be achieved by electrically separating a switchable portion in the IC from a portion that requires continuous power supply. To provide power supply to these electrically separated portions, various techniques for power gating of an IC have been developed.
One such technique used for power gating of an IC includes using switching devices in a ring configuration. In the ring configuration, the switching devices are placed in a ring pattern around a switchable portion of the IC. A limitation of the ring configuration approach is the additional area needed to support the separate “switched” portion of the IC and the unswitched or “always-on” portion. Sizing of the switching devices, which includes determining the optimal area of a switch cell necessary to turn on or off the target block of the “switched” portion of the IC, is especially challenging to designers. The challenge is particularly difficult when a majority of a design may need to be part of the “switched” portion.
Accordingly, a need exists for a technique that can implement power gating in an IC and overcomes these limitations. The present invention addresses such a need.
Apparatus and method aspects for power gating of an integrated circuit (IC) include providing at least one I/O power pad of an IC with a switch arrangement. The at least one I/O power pad is utilized to control a power signal transfer to at least a portion of the IC.
Power gating is achieved more effectively through the present invention, by switching the power supply at the I/O pads. In this manner, minimal change to the IC design for implementing the power structure is needed, and floorplanning for switch placement in the IC is no longer needed. Additionally, the present invention also enables powering-off the IO power in one embodiment to further reduce power consumption. These and other advantages will be fully appreciated in conjunction with the following detailed description and the accompanying drawings.
Various embodiments of the present invention will hereinafter be described in conjunction with the appended drawings, provided to illustrate and not to limit the present invention, wherein like designations denote like elements, and in which:
Various embodiments of the present invention relate to aspects for power gating of an integrated circuit (IC). The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
In accordance with the present invention, a chosen number of first pads 106 are provided as switch integrated power pads and are utilized to control current flow to at least a portion of the IC, shown as switchable portion 102. Second pad 108 represents a regular power pad as is commonly known and that is utilized to provide uninterrupted current flow to the always on portion 104 of the IC. The first pad 106 comprises a regular power pad that has been redesigned to include a built-in power switch.
As shown in
Referring to
As presented herein, the aspects of controlling power at the IC pad level achieves on-chip power gating of an integrated circuit (IC) in an efficient and effective manner. The implementation of switching devices at the pad level avoids using the silicon core area of the IC. Additionally, the corresponding power structure implementation details such as floor-planning, cell-size analysis, and optimization of the switches are not required. In this manner, those ICs with at least one mode of operation where the majority of the structure needs to be shutdown have improved design.
While the preferred embodiments of the present invention have been illustrated and described, it will be clear that the present invention is not limited to these embodiments only. Numerous modifications, changes, variations, substitutions and equivalents will be apparent to those skilled in the art, without departing from the spirit and scope of the present invention, as described in the claims.
Number | Name | Date | Kind |
---|---|---|---|
5532896 | Coussens et al. | Jul 1996 | A |
5672911 | Patil et al. | Sep 1997 | A |
5691568 | Chou et al. | Nov 1997 | A |
5812478 | Okamura | Sep 1998 | A |
6067627 | Reents | May 2000 | A |
6940189 | Gizara | Sep 2005 | B2 |
7474584 | Yamaoka et al. | Jan 2009 | B2 |
20020153935 | Drapkin et al. | Oct 2002 | A1 |
20040071032 | Yamaoka et al. | Apr 2004 | A1 |
20050024908 | Gizara | Feb 2005 | A1 |
20050232054 | Yamaoka et al. | Oct 2005 | A1 |
20060097323 | Rodov et al. | May 2006 | A1 |
20060268647 | Yamaoka et al. | Nov 2006 | A1 |
20060279970 | Kernahan | Dec 2006 | A1 |
20080019205 | Yamaoka et al. | Jan 2008 | A1 |
Number | Date | Country |
---|---|---|
2003059386 | Jul 2003 | KR |
Number | Date | Country | |
---|---|---|---|
60731239 | Oct 2005 | US |