System and method for providing constant loading in AC power applications

Information

  • Patent Grant
  • 8120307
  • Patent Number
    8,120,307
  • Date Filed
    Wednesday, August 6, 2008
    15 years ago
  • Date Issued
    Tuesday, February 21, 2012
    12 years ago
Abstract
A system and method are provided for constant loading in AC power applications where at least one turn-on point of at least one half cycle of a modulating sine wave is randomly selected; at least one turn-off point is determined; and at least one slice located between the at least one turn-on point and turn-off point is removed. The slices may be removed by utilizing insulated gate bipolar transistors or field effect transistors.
Description
BACKGROUND OF THE INVENTION

This invention relates to systems and methods for providing constant loading in AC power applications.


It is well known that electric motors waste power when not operating at maximum load. In order to improve the efficiency of such motors and other electronic devices, energy savings devices are commonly employed. Currently, energy savings devices utilize various devices in which to alter an incoming modulating sine wave of an alternating current, which is also known as an AC current. In order to realize an energy savings, direct pulse width modulation (PWM) (or modulation of a pulse carrier wherein the value of each instantaneous sample of a modulating wave produces a pulse of proportional duration by varying the leading, trailing, or both edges of a pulse and which is also known as pulse-duration modulation) is employed by most energy savings devices. These devices “phase-chop” the incoming modulating sine wave, meaning that at least one portion of an area under the curve of the incoming modulating sine wave is removed. Thus, at varying instances during the modulating sine wave, the alternating current increases to a maximum height and then suddenly drops to zero per half cycle. In essence, the alternating current is being turned on and turned off at various times during each half cycle.


Although phase-chopping does, in fact, reduce energy, the interruption in power by removing the portions cause, among other things, increased harmonic content and un-even loading on a generator and power transmission system. Due to these effects, optimum utilization of incoming AC power is not achieved.


Furthermore, most electrical devices rely on a constant loading of AC power and are manufactured as such. Thus, the electrical devices are programmed to depend on receipt of constant loading of AC power. Any deviation in timing or frequency of the AC power could affect the overall performance of the electrical device.


When AC power is chopped using a triode alternating current switch (TRIAC), a silicone controlled rectifier (SCR), a field effect transistor (FET) or an insulated gate bipolar transistor (IGBT) devices, the latter part of each half cycle of the incoming modulating sine wave is repeatedly used. Under such circumstances, although the overall energy load is reduced, the load across each half cycle is repetitively unbalanced. The repetitive unbalance of load on each half cycle ultimately results in compromised performance of the electrical devices in which the energy savings device is connected thereto.


Thus, a need exists for a system and method for providing constant loading in AC power applications.


The relevant patents of prior art includes the following references:

















Patent/Ser. No.
Inventor
Issue/Publication Date









7,336,514
Amarillas et al.
Feb. 26, 2008



6,836,099
Amarillas et al.
Dec. 28, 2004



6,690,594
Amarillas et al.
Feb. 10, 2004



7,061,189
Newman, Jr. et al.
Jun. 13, 2006



6,459,606
Jadric
Oct. 01, 2002



6,400,098
Pun
Jun. 04, 2002



6,326,773
Okuma et al.
Dec. 04, 2001



6,225,759
Bogdan et al.
May 01, 2001



5,747,972
Baretich et al.
May 05, 1998



5,614,811
Sagalovich et al.
Mar. 25, 1997










SUMMARY OF THE INVENTION

The primary object of the present invention is to provide a system and method for providing constant loading in AC power applications on a cycle by cycle basis.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications on a half cycle basis.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications on a multiple-cycle basis.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein loading is evenly applied on a generator.


A further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein even loading on a power transmission system is achieved.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein harmonic content is reduced.


A further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein optimum utilization of incoming power is realized.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein all energy saved is released for use in other applications.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein motors, appliances, systems and individual areas are easily networked for energy conservation.


A further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein motors, appliances, systems and individual areas are easily networked for control of individual appliances.


An even further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein motors, appliances, systems and individual areas are easily networked for reducing associated costs of operation.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein the method may be applied to energy savings devices.


A further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein voltage is reduced and regulated to a lower value.


An even further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein the same voltage is applied to all end users on a line voltage.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein an end user is provided with a utility cost savings.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein the life of an end user's equipment is increased.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein quieter and cooler operation of equipment and appliances is realized.


A further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein saved energy is released for distribution to other end users.


An even further object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein a load on power transmission equipment is reduced.


Another object of the present invention is to provide a system and method for providing constant loading in AC power applications wherein consumption of fossil fuels is reduced.


The present invention fulfills the above and other objects by providing a system and method for providing constant loading in AC power applications wherein at least one turn-on point of at least one half cycle of a modulating sine wave is determined, at least one turn-off point of said at least one half cycle of said modulating sine wave is determined and at least one slice located under said at least one half cycle of said modulating sine wave wherein said at least one slice is an area under said at least one half cycle between said at least one turn-off point and said at least one turn-on point is removed. So long as the area under the energy curve is equal in area, then the root-mean-square (RMS) value will be identical, regardless of shape. Therefore, an agile system where the turn-on point is randomized on a half cycle, full cycle or multiple cycles will always exhibit an identical RMS value. The turn-off point is calculated to provide energy appropriate to that which is required by the load or preset by the consumer. Each cyclic power period will be time division multiplexed and randomized automatically over any number of devices, independent of location. The invention may be controlled by a network power coordinator, such as a purpose built computer/controller.


The above and other objects, features and advantages of the present invention should become even more readily apparent to those skilled in the art upon a reading of the following detailed description in conjunction with the drawings wherein there is shown and described illustrative embodiments of the invention.





BRIEF DESCRIPTION OF THE DRAWINGS

In the following detailed description, reference will be made to the attached drawings in which:



FIG. 1 is an oscillogram showing a voltage reducing means of the present invention;



FIG. 2 is an oscillogram showing a modulation drive wave form and a resultant voltage modulation when utilizing the system and method of the present invention in conjunction with TRIAC's or SCR's;



FIG. 2A is a circuit diagram of a TRIAC-based reducing means of the present invention;



FIG. 2B is a circuit diagram of a SCR-based reducing means of the present invention;



FIG. 3 is an oscillogram showing a modulation drive wave form and another resultant voltage modulation when utilizing the system and method of the present invention in conjunction with IGBT's or FET's;



FIG. 4 is an oscillogram showing a modulation drive wave form and another resultant voltage modulation when utilizing the system and method of the present invention in conjunction with IGBT's or FET's;



FIG. 5 is an oscillogram showing a modulation drive wave form and another resultant voltage modulation when utilizing the system and method of the present invention in conjunction with IGBT's or FET's;



FIG. 6 is an oscillogram showing a mirror image of FIG. 2;



FIG. 7 is a circuit diagram of an IGBT-based voltage reducing means of the present invention;



FIG. 7A is a circuit diagram of a drive circuitry for the IGBT-based voltage reducing means of FIG. 7;



FIG. 8 is a circuit diagram of a FET-based voltage reducing means of the present invention;



FIG. 8A is a circuit diagram of a drive circuitry for the FET-based voltage reducing means of FIG. 8; and



FIG. 9 is a block diagram showing a networked system utilizing the present invention.





DESCRIPTION OF THE PREFERRED EMBODIMENTS

For purposes of describing the preferred embodiment, the terminology used in reference to the numbered components in the drawings is as follows:


















1.
constant loading means, generally



2.
modulating sine wave



3.
positive half cycle



4.
negative half cycle



5.
slice



6.
area



7.
turn-on point



8.
turn-off point



9.
drive control



10.
power coordinator



11.
modulation drive wave form



12.
resultant voltage modulation



13.
zero cross point



14.
optically-isolated TRIAC



15.
terminal



16.
main TRIAC



17.
resistor



18.
diode



19.
capacitor



20.
transorb device



21.
varistor



22.
crest



23.
network server



24.
motor controller



25.
positive half cycle control transistor



26.
negative half cycle control transistor



27.
IGBT first shunt control transistor



28.
IGBT second shunt control transistor



29.
optically-coupled driver



30.
network



31.
FET first shunt control transistor



32.
FET second shunt control transistor



33.
Schmidt-triggered inverting buffer



34.
SCR device










With reference to FIG. 1, an oscillogram showing a constant loading means of the present invention is shown. The constant loading means 1 reduces analog signals of a modulating sine wave 2 by removing at least one slice 5 from an area 6 under the curve of the modulating sine wave 2, thereby reducing energy and without the attendant harmonics previously associated with such voltage control. At least one turn-on point 7 and at least one turn-off point 8 are determined wherein the turn-on points 7 and turn-off points 8 are located under the curve of the modulating sine wave 2 in both the positive half cycles 3 and negative half cycles 4. The turn-on point 7 is triggered via at least one drive control 9, which may be at least one triode alternating current switch (TRIAC), at least one silicone controlled rectifier (SCR), at least one insulated gate bipolar transistor (IGBT) or at least one field effect transistor (FET), the drive controls 9 of which are discussed below.


All of the potential energy is contained in each half cycle and, in the case of a complete half cycle, has the greatest area under the curve. If each half cycle is modulated on a mark space ratio of 90%, the area under the curve is reduced by 10% and, as a result, the energy is reduced proportionally.


The original shape of the modulating sine wave 2 is retained and, since modulation can be made high, possibly 10's of KHz, filtering of the output is possible due to the smaller size of the wound components becoming a practical proposition. The overall effect is realized when the root-mean-square value (RMS), which is the square root of the time average of the square of a quantity or, for a periodic quantity, the average is taken over one complete cycle and which is also referred to as the effective value, is correctly measured and the output voltage is seen to be reduced by a percentage similar to the mark space ratio employed. Reduced voltage results in reduced current, thereby resulting in reduced power consumed by an end user.



FIGS. 2, 2A and 2B is an oscillogram and circuit diagrams showing a modulation drive wave form and a resultant voltage modulation when utilizing the system and method of the present invention in conjunction with a TRIAC or SCR drive control. The present invention works in conjunction with the inherent characteristics common to TRIAC's and SCR's that allow the turn on-point 7 to be determined by an end-user and the turn-off point 8 to be determined when the current of the modulating sine wave 2 passes through or falls close to zero, which is a holding current. All of the potential energy is contained in each half cycle 3 and 4 and, in the case of a complete half cycle, has the greatest area under the curve if the TRIAC or SCR is triggered after the zero cross point 13 as it can be seen that this area is reduced and, as a result, the energy is reduced.


The oscillogram of FIG. 2 illustrates both the modulation drive wave form 11 on the upper trace and the resultant voltage modulation 12 on the lower trace. It can be clearly seen that the area under the curve of the resultant voltage modulation 12 is smaller in area than that of the modulating sine wave 2 as a plurality of slices 5 have been removed and, hence, the root mean squared (RMS) voltage is reduced. The effect is apparent when the RMS is correctly measured and, in every case of firing after the zero crossing, the RMS is reduced. Reduced voltage results in reduced current which results in reduced power being consumed.


TRIAC's and SCR's are suitable for use in single appliance controls and where the current harmonics are not considered to be a problem or when feeding a load that is inductive since the inductive component of the load has a self-filtering action.


When the drive control 9 is a TRIAC implementation, as shown in FIG. 2A, an optically-isolated TRIAC 14 receives command signals from a microprocessor via a terminal 15 and triggers a main TRIAC 16 wherein diodes 18 are utilized. Resistors 17, capacitors 19 and a transorb device 20 are arranged as shown to assist in the absorption of switching transients and to help protect the TRIAC from line power born high voltage spikes.


When the drive control 9 is a SCR implementation, as shown in FIG. 2B, is generally used when high levels of power need to be controlled. There are many similarities between the TRIAC implementation and the SCR implementation and only differ as the drive requirements of two SCR devices 34 increase the complexity of the circuitry. An additional varistor 21 is provided in the SCR implementation for three-phase electrical systems wherein the varistor 21 is controlling higher than 250 volts RMS per phase. The diodes 18 perform a drive steering function so that each SCR 34 is triggered appropriate to its half cycle commitment.


In FIGS. 3-6, oscillograms showing a modulation drive wave form and another resultant voltage modulation when utilizing the system and method of the present invention in conjunction with IGBT's or FET's are shown. The lower traces of the oscillograms, or the resultant voltage modulations 12, vary in each oscillogram as the slices 5 removed from the modulating sine waves 2 are varied, as well as the location of removal from the half cycles 3 and 4. For instance, in FIG. 3, a narrower slice 5 is removed as compared to FIG. 2. In FIG. 4, a slice 5 is removed from a crest 22 of the half cycles 3 and 4, which is the narrowest section removed from the modulating sine wave 2. In FIG. 5, a slice 5 is removed later in the half cycles 3 and 4 and of the same size as that shown in FIG. 3. If the width of the slice 5 removed is on the slope of the modulating sine wave 2, then the slice 5 removed must be slightly wider as compared to removing the slice 5 from the crest 22 of the modulating sine wave 2 as with width of the slice 5 removed needs to be increased to maintain the area of energy being used. Finally, as is shown in FIG. 6, an oscillogram showing a mirror image of FIG. 2 indicative that the resultant voltage modulation 12 is identical to that shown in FIG. 2.


In all cases, the portion of the area under the modulating sine wave 2 that is removed is identical so as to preserve the RMS voltage that is being targeted. In addition, the area removed obeys sinusoidal laws of electrical engineering calculated to accurately remove identical areas, thereby preserving the wave shape and obeying sinusoidal laws.


The constant loading means 1 of the present invention works in conjunction with the inherent characteristics of the IGBT/FET devices that allow the turn-on points 7 and turn-off points 8 to be controlled.



FIGS. 7 and 7A are circuit diagrams of an IGBT-based constant loading means and drive circuitry for the IGBT-based constant loading means of the present invention are shown, while FIGS. 8 and 8A are circuit diagrams of a FET-based constant loading means and drive circuitry for the FET-based constant loading means of the present invention. As the hardware utilized in the IGBT-based and FET-based energy constant loading means 1 of the present invention is identical with the only difference being the IGBT/FET half cycle control transistors 25 and 26 and the IGBT/FET shunt control transistors 27, 28, 31 and 32. The circuit diagrams of the IGBT-based circuitry FIG. 7 and the IGBT-based driver FIG. 7A and the FET-based circuitry FIG. 8 and the FET-based driver FIG. 8A are shown for comparison purposes.


The implementation of IGBT's and FET's permit control to be applied identically to pairs or multiple pairs of half cycles 3 and 4 to avoid differential between the positive and negative modulus creating a direct current (DC) offset. So long as the areas under the curve of the modulating sine wave 2 are identical, then the true RMS voltages will be identical, regardless of shape. Therefore, an agile system wherein the turn-on point 7 is randomized on half cycle 3 and 4, fully cycle or multiple cycles will always exhibit an identical RMS value. This randomized implementation serves single applications well. However, for multiple applications where there are a plurality of electronic devices to be operated, such as motors, the management can be undertaken by a server providing the agility to assure constant loading of the modulating sine wave 2.


Since IGBT and FET devices are unipolar in nature, in the case of AC control, it is necessary to provide at least one IGBT/FET drive control 15 to control each half cycle. Furthermore, to avoid reverse biasing, steering diodes are used to route each half cycle to the appropriate device. Additionally, many IGBT and FET devices have a parasitic diode shunting main element wherein connecting two IGBT or FET devices in inverse parallel would result in having two of the parasitic diodes in inverse parallel, thereby rendering the arrangement inoperative as a controlling element.


The diodes 18 are connected across the positive half cycle control transistor 25 and the negative half cycle control transistor 26 and work ideally for a purely resistive load or a current-leading reactive load. However, when driving a load with a current lagging power factor, when the current in an inductively reactive component is suddenly removed, as is the case when the modulation occurs, the collapsing magnetic field attempts to keep the current going, similar to an electronic fly-wheel, and produces an EMF that will rise in voltage until it finds a discharge path that will enable release of the energy. With this arrangement, this “back EMF” would cause active components of the series control element to fail. To prevent this from occurring, additional IGBT/FET shunt control transistors 27, 28, 31 and 32 are placed in a shunt configuration.


During the positive half cycle 3, the positive half cycle control transistor 25 modulates and a diode 18 is active during the complete positive half cycle. The IGBT second shunt control transistor 28 is turned fully on and a diode 18 is active. Therefore, any opposite polarity voltages resulting from the back EMF of the load are automatically clamped.


During the negative half cycle 4, the other devices comprised in series and shunt networks are activated in a similar manner.


During the switching transitions, a spike may be present which may last for a very short period of time. The spike is clamped by the transorb devices 20, which are capable of absorbing large amounts of energy for a very short period of time and enables vary fast response time. The transorb devices 20 also clamp any mains bourn transient signals due to lightning strikes or other sources that could otherwise damage the active components of the series or shunt elements. Further, while each series element is pulse width modulating, the other series element is turned fully on for the precise duration of the half cycle. The duties of these series elements reverse during the next half cycle. This process provides complete protection against the back EMF signals discussed above. This arrangement is necessary, especially near the zero crossing time when both shunt elements are in transition.


Each of the IGBT/FET half cycle control transistors 25 and 26 and the IGBT/FET shunt control transistors 27, 28, 31 and 32 have insulated gate characteristics that require the devices to be enhanced to enable them to turn on. This enhancement voltage is preferably 12 Volts in magnitude and is preferably supplied by a floating power supply, preferably one for each pair. This is only possible since the IBGT/FET devices are operated in the common emitter mode in the case of the IGBT's and in the common source mode in the case of the FET's; otherwise, four isolated power supplies would be required for each phase. Each of the pairs requires a separate drive signal that is provided by the isolated, optically-coupled drivers 29. These drivers 29 make use of the isolated supplies and serve to very rapidly turn-off and turn-on each power device. These drivers 29 are active in both directions, which is necessary since the input capacitance of the power devices are high and have to be actively discharged rapidly at the turn-off point 8 and charged rapidly at the turn-on point 7.


Finally, FIG. 9 shows a block diagram showing a networked system utilizing the present invention. A network server 23 having at least one power coordinator 10, which may be a personal computer, workstation, main frame computer or any other computing device or purpose built computer/controller, allows the monitoring of at least one motor controller 24 connected in a network 30. The power coordinator 10 polls and determines the status of each motor controller 24. Motor controllers 24 are grouped according to a consumption level of power. Multiple groups are created and, if necessary, reassigned to other groups according to their cyclic demands. In other words, each half cycle of power is time division multiplexed to provide each motor controller 24 within each group with the required energy. Full utilization of each cycle of the main power is assured without the large delta volts, delta time and delta amps excursions that are responsible for harmonics. Thus, harmonic distortion is reduced to a minimum.


The power coordinator 10 communicates with each of the motor controllers 24 by optical, wired or wireless means, included, but not limited to, wide area network (WAN), local area network (LAN), private area network (PAN), ethernet, USB, Zigbee® or Bluetooth™.


It is to be understood that while a preferred embodiment of the invention is illustrated, it is not to be limited to the specific form or arrangement of parts herein described and shown. It will be apparent to those skilled in the art that various changes may be made without departing from the scope of the invention and the invention is not be considered limited to what is shown and described in the specification and drawings.

Claims
  • 1. A method for providing constant loading in AC power applications using a modulating sine wave having a constant first root mean squared voltage and positive half cycles and negative half cycles, said method comprising the steps of: selecting randomly a plurality of turn-on points along said modulating sine wave, wherein each of said turn-on points is paired with a turn-off point that immediately precedes said turn-on point, and wherein said selection of said turn-on points is made via at least one insulated gate bipolar transistor;determining said turn-off points;removing slices from said modulating sine wave wherein each of said slices is between one of said pairs of turn-off points and turn-on points;reducing said constant first root mean squared voltage to a constant second root mean squared voltage during said step of removing;controlling said positive half cycles with a first IGBT device;controlling said negative half cycles with a second IGBT device;routing said positive half cycles to said first IGBT device with a first diode connected across said first IGBT device; androuting said negative half cycles to said second IGBT device with a second diode connected across said second IGBT device;wherein a first IGBT shunt control transistor is placed in a shunt configuration with said first IGBT device, andwherein a second IGBT shunt control transistor is placed in a shunt configuration with said second IGBT device.
  • 2. The method of claim 1, wherein a third diode is connected across said first IGBT shunt control transistor, and wherein a fourth diode is connected across said second IGBT shunt control transistor.
  • 3. The method of claim 2, further comprising the steps of: modulating said positive half cycles with said first IGBT device and said first diode, andclamping an opposite polarity voltage resulting from an electromagnetic field during said step of modulating with said first IGBT shunt control transistor and said third diode.
  • 4. The method of claim 3, further comprising the steps of: modulating said negative half cycles with said second IGBT device and said second diode, andclamping an opposite polarity voltage resulting from an electromagnetic field during said step of modulating said negative half cycles with said second IGBT shunt control transistor and said fourth diode.
  • 5. The method of claim 4, wherein a first transorb device is connected across said first and second IGBT devices, and wherein a second transorb device is connected across said first and second IGBT shunt control transistors.
  • 6. The method of claim 4, further comprising the step of: clamping a spike during a switching transition with a first transorb device connected across said first and second IGBT devices.
  • 7. The method of claim 6, further comprising the step of: clamping a mains bourne transient signal with said first transorb device.
  • 8. A method for providing constant loading in AC power applications using a modulating sine wave having a constant first root mean squared voltage and positive half cycles and negative half cycles, said method comprising the steps of: selecting randomly a plurality of turn-on points along said modulating sine wave, wherein each of said turn-on points is paired with a turn-off point that immediately precedes said turn-on point, and wherein said selection of said turn-on points is made via at least one field effect transistor;determining said turn-off points;removing slices from said modulating sine wave wherein each of said slices is between one of said pairs of turn-off points and turn-on points;reducing said constant first root mean squared voltage to a constant second root mean squared voltage during said step of removing;controlling said positive half cycles with a first FET device;controlling said negative half cycles with a second FET device;routing said positive half cycles to said first FET device with a first diode connected across said first FET device; androuting said negative half cycles to said second FET device with a second diode connected across said second FET device;wherein a first FET shunt control transistor is placed in a shunt configuration with said first FET device, andwherein a second FET shunt control transistor is placed in a shunt configuration with said second FET device.
  • 9. The method of claim 8, wherein a third diode is connected across said first FET shunt control transistor, and wherein a fourth diode is connected across said second FET shunt control transistor.
  • 10. A system for providing constant loading in AC power applications comprising: a modulating sine wave having a plurality of positive half cycles and negative half cycles and a constant first root mean squared voltage;a means for selecting randomly a plurality of turn-on points along said positive half cycles of said modulating sine wave, wherein each of said turn-on points along said positive half cycles is paired with a turn-off point that immediately precedes said turn-on point;a means for determining said turn-off points of said positive half cycles of said modulating sine wave;a means for selecting randomly a plurality of turn-on points along said negative half cycles of said modulating sine wave, wherein each of said turn-on points along said negative half cycles is paired with a turn-off point that immediately precedes said turn-on point;a means for determining said turn-off points of said negative half cycles of said modulating sine wave;a means for removing slices from said positive half cycles of said modulating sine wave wherein each of said slices is between one of said pairs of turn-off points and turn-on points; anda means for removing slices from said negative half cycles of said modulating sine wave wherein each of said slices is between one of said pairs of turn-off points and turn-on points,wherein said turn-off points of said positive half cycles and said turn-off points of said negative half cycles are determined so as to reduce said constant first root mean squared voltage to a constant second root mean squared voltage,wherein said means for removing slices from said positive half cycles comprises a first IGBT device, and said means for removing slices from said negative half cycles comprises a second IGBT device,wherein a first diode is connected across said first IGBT device and is configured to rout said positive half cycles to said first IGBT device, and a second diode is connected across said second IGBT device and is configured to rout said negative half cycles to said second IGBT device, andwherein a first IGBT shunt control transistor is placed in shunt configuration with said first IGBT device, and a second IGBT shunt control transistor is placed in a shunt configuration with said second IGBT device.
  • 11. The system of claim 10, wherein a third diode is connected across said first IGBT shunt control transistor, and wherein a fourth diode is connected across said second IGBT shunt control transistor.
  • 12. The system of claim 11, wherein a first transorb device is connected across said first and second IGBT devices, and wherein a second transorb device is connected across said first and second IGBT shunt control transistors.
  • 13. A system for providing constant loading in AC power applications comprising: a modulating sine wave having a plurality of positive half cycles and negative half cycles and a constant first root mean squared voltage;a means for selecting randomly a plurality of turn-on points along said positive half cycles of said modulating sine wave, wherein each of said turn-on points along said positive half cycles is paired with a turn-off point that immediately precedes said turn-on point;a means for determining said turn-off points of said positive half cycles of said modulating sine wave;a means for selecting randomly a plurality of turn-on points along said negative half cycles of said modulating sine wave, wherein each of said turn-on points along said negative half cycles is paired with a turn-off point that immediately precedes said turn-on point;a means for determining said turn-off points of said negative half cycles of said modulating sine wave;a means for removing slices from said positive half cycles of said modulating sine wave wherein each of said slices is between one of said pairs of turn-off points and turn-on points; anda means for removing slices from said negative half cycles of said modulating sine wave wherein each of said slices is between one of said pairs of turn-off points and turn-on points,wherein said turn-off points of said positive half cycles and said turn-off points of said negative half cycles are determined so as to reduce said constant first root mean squared voltage to a constant second root mean squared voltage,wherein said means for removing slices from said positive half cycles comprises a first FET device, and said means for removing slices from said negative half cycles comprises a second FET device,wherein a first diode is connected across said first FET device and is configured to rout said positive half cycles to said first FET device, and a second diode is connected across said second FET device and is configured to rout said negative half cycles to said second IGBT device, andwherein a first FET shunt control transistor is placed in shunt configuration with said first FET device, and a second FET shunt control transistor is placed in a shunt configuration with said second FET device.
  • 14. The system of claim 13, wherein a third diode is connected across said first FET shunt control transistor, and wherein a fourth diode is connected across said second FET shunt control transistor.
  • 15. The system of claim 14, wherein a first transorb device is connected across said first and second FET devices, and wherein a second transorb device is connected across said first and second FET shunt control transistors.
  • 16. A system for providing constant loading in AC power applications comprising: a means for polling at least one motor controller in a network configuration to determine a consumption level of power;a means for grouping said at least one motor controller according to said consumption level of power;at least one modulating sine wave applied to said at least one motor controller having at least one positive half cycle and at least one negative half cycle and a constant first root mean squared voltage;a means for selecting randomly at least one turn-on point of said at least one positive half cycle of said at least one modulating sine wave applied to said at least one motor controller;a means for determining at least one turn-off point of said at least one positive half cycle of said at least one modulating sine wave applied to said at least one motor controller;a means for selecting randomly at least one turn-on point of said at least one negative half cycle of said at least one modulating sine wave applied to said at least one motor controller;a means for determining at least one turn-off point of said at least one negative half cycle of said at least one modulating sine wave applied to said at least one motor controller;a means for removing at least one slice located under said at least one positive half cycle of said modulating sine wave applied to said at least one motor controller wherein said at least one slice is an area under said at least one positive half cycle between said at least one turn-off point and said at least one turn-on point; anda means for removing at least one slice located under said at least one negative half cycle of said modulating sine wave applied to said at least one motor controller wherein said at least one slice is an area under said at least one negative half cycle between said at least one turn-off point and said at least one turn-on point,wherein said at least one turn-off point of said at least one positive half cycle and said at least one turn-off point of said at least one negative half cycle are determined so as to reduce said constant first root mean squared voltage to a constant second root mean squared voltage,wherein said means for removing slices from said positive half cycles comprises a first IGBT device, and said means for removing slices from said negative half cycles comprises a second IGBT device,wherein a first diode is connected across said first IGBT device and is configured to rout said positive half cycles to said first IGBT device, and a second diode is connected across said second IGBT device and is configured to rout said negative half cycles to said second IGBT device,wherein a first IGBT shunt control transistor is placed in shunt configuration with said first IGBT device, and a second IGBT shunt control transistor is placed in a shunt configuration with said second IGBT device.
  • 17. The system of claim 16, wherein a third diode is connected across said first IGBT shunt control transistor, and wherein a fourth diode is connected across said second IGBT shunt control transistor.
  • 18. The system of claim 17, wherein a first transorb device is connected across said first and second IGBT devices, and wherein a second transorb device is connected across said first and second IGBT shunt control transistors.
CROSS REFERENCE TO RELATED APPLICATION

This application claims the benefit of U.S. Provisional Application Nos. 60/966,197 filed Aug. 24, 2007 and 61/009,810 filed Jan. 3, 2008.

US Referenced Citations (259)
Number Name Date Kind
2276358 Vickers Mar 1942 A
2345933 Green et al. Apr 1944 A
3470443 Nola et al. Sep 1969 A
3470446 Nola et al. Sep 1969 A
3523228 Nola et al. Aug 1970 A
3541361 Nola Nov 1970 A
3582774 Forgacs Jun 1971 A
3671849 Kingston Jun 1972 A
3718846 Bejach Feb 1973 A
3740629 Kohlhagen Jun 1973 A
3753472 Dwbwad et al. Aug 1973 A
3860858 Nola Jan 1975 A
3959719 Espelage May 1976 A
3976987 Anger Aug 1976 A
4039946 Nola Aug 1977 A
4052648 Nola Oct 1977 A
4096436 Cook et al. Jun 1978 A
4168491 Phillips et al. Sep 1979 A
4266177 Nola May 1981 A
4333046 Lee Jun 1982 A
4346339 Lewandowski Aug 1982 A
4353025 Dobkin Oct 1982 A
4388585 Nola Jun 1983 A
4400657 Nola Aug 1983 A
4404511 Nola Sep 1983 A
4412167 Green et al. Oct 1983 A
4417190 Nola Nov 1983 A
4426614 Nola Jan 1984 A
4429269 Brown Jan 1984 A
4433276 Nola Feb 1984 A
4439718 Nola Mar 1984 A
4456871 Stich Jun 1984 A
4469998 Nola Sep 1984 A
4489243 Nola Dec 1984 A
4513240 Putman Apr 1985 A
4513274 Halder Apr 1985 A
4616174 Jorgensen Oct 1986 A
4644234 Nola Feb 1987 A
4649287 Nola Mar 1987 A
4659981 Lumsden Apr 1987 A
4679133 Moscovici Jul 1987 A
4689548 Mechlenburg Aug 1987 A
4706017 Wilson Nov 1987 A
4819180 Hedman et al. Apr 1989 A
4859926 Wolze Aug 1989 A
4876468 Libert Oct 1989 A
5003192 Beigel Mar 1991 A
5066896 Bertenshaw et al. Nov 1991 A
5134356 El-Sharkawi et al. Jul 1992 A
5136216 Wills et al. Aug 1992 A
5180970 Ross Jan 1993 A
5202621 Reischer Apr 1993 A
5214621 Maggelet et al. May 1993 A
5227735 Lumsden Jul 1993 A
5239255 Schanin et al. Aug 1993 A
5259034 Lumsden Nov 1993 A
5299266 Lumsden Mar 1994 A
5332965 Wolf et al. Jul 1994 A
5350988 Le Sep 1994 A
5362206 Westerman et al. Nov 1994 A
5442335 Cantin et al. Aug 1995 A
5481140 Maruyama et al. Jan 1996 A
5481225 Lumsden et al. Jan 1996 A
5506484 Munro et al. Apr 1996 A
5543667 Shavit et al. Aug 1996 A
5559685 Lauw et al. Sep 1996 A
5600549 Cross Feb 1997 A
5614811 Sagalovich et al. Mar 1997 A
5615097 Cross Mar 1997 A
5625236 Lefebvre et al. Apr 1997 A
5635826 Sugawara Jun 1997 A
5637975 Pummer et al. Jun 1997 A
5652504 Bangerter et al. Jul 1997 A
5699276 Roos Dec 1997 A
5732109 Takahashi Mar 1998 A
5747972 Baretich et al. May 1998 A
5754036 Walker May 1998 A
5828200 Ligman et al. Oct 1998 A
5880578 Oliveira et al. Mar 1999 A
5909138 Stendahl Jun 1999 A
5936855 Salmon Aug 1999 A
5942895 Popovich et al. Aug 1999 A
5945746 Tracewell et al. Aug 1999 A
5946203 Jiang et al. Aug 1999 A
5994898 DiMarzio et al. Nov 1999 A
6005367 Rohde Dec 1999 A
6013999 Howard et al. Jan 2000 A
6055171 Ishii et al. Apr 2000 A
6118239 Kadah Sep 2000 A
6184672 Berkcan Feb 2001 B1
6191568 Poletti Feb 2001 B1
6198312 Floyd Mar 2001 B1
6225759 Bogdan et al. May 2001 B1
6259610 Karl et al. Jul 2001 B1
6265881 Meliopoulos et al. Jul 2001 B1
6274999 Fujii et al. Aug 2001 B1
6297610 Bauer et al. Oct 2001 B1
6326773 Okuma et al. Dec 2001 B1
6346778 Mason et al. Feb 2002 B1
6351400 Lumsden Feb 2002 B1
6400098 Pun Jun 2002 B1
6411155 Pezzani Jun 2002 B2
6414455 Watson Jul 2002 B1
6414475 Dames et al. Jul 2002 B1
6426632 Clunn Jul 2002 B1
6449567 Desai et al. Sep 2002 B1
6459606 Jadric Oct 2002 B1
6483247 Edwards et al. Nov 2002 B2
6486641 Scoggins et al. Nov 2002 B2
6489742 Lumsden Dec 2002 B2
6490872 Beck et al. Dec 2002 B1
6528957 Luchaco Mar 2003 B1
6548988 Duff, Jr. Apr 2003 B2
6548989 Duff, Jr. Apr 2003 B2
6553353 Littlejohn Apr 2003 B1
6599095 Takada et al. Jul 2003 B1
6618031 Bohn, Jr. et al. Sep 2003 B1
6643149 Arnet et al. Nov 2003 B2
6650554 Darshan Nov 2003 B2
6657404 Clark et al. Dec 2003 B1
6662821 Jacobsen et al. Dec 2003 B2
6664771 Scoggins et al. Dec 2003 B2
6678176 Lumsden Jan 2004 B2
6690594 Amarillas et al. Feb 2004 B2
6690704 Fallon et al. Feb 2004 B2
6718213 Enberg Apr 2004 B1
6724043 Ekkanath Madathil Apr 2004 B1
6747368 Jarrett, Jr. Jun 2004 B2
6774610 Orozco Aug 2004 B2
6781423 Knoedgen Aug 2004 B1
6801022 Fa Oct 2004 B2
6836099 Amarillas et al. Dec 2004 B1
6849834 Smolenski et al. Feb 2005 B2
6912911 Oh et al. Jul 2005 B2
6952355 Riggio et al. Oct 2005 B2
6963195 Berkcan Nov 2005 B1
6963773 Waltman et al. Nov 2005 B2
7010363 Donnelly et al. Mar 2006 B2
7019474 Rice et al. Mar 2006 B2
7019498 Pippin et al. Mar 2006 B2
7019992 Weber Mar 2006 B1
7019995 Niemand et al. Mar 2006 B2
7045913 Ebrahim et al. May 2006 B2
7049758 Weyhrauch et al. May 2006 B2
7049976 Hunt et al. May 2006 B2
7061189 Newman, Jr. et al. Jun 2006 B2
7062361 Lane Jun 2006 B1
7068184 Yee et al. Jun 2006 B2
7081729 Chang et al. Jul 2006 B2
7091559 Fragapane et al. Aug 2006 B2
7106031 Hayakawa et al. Sep 2006 B2
7119576 Langhammer et al. Oct 2006 B1
7123491 Kusumi Oct 2006 B1
7136724 Enberg Nov 2006 B2
7157898 Hastings et al. Jan 2007 B2
7164238 Kazanov et al. Jan 2007 B2
7188260 Shaffer et al. Mar 2007 B1
7205822 Torres et al. Apr 2007 B2
7211982 Chang et al. May 2007 B1
7245100 Takahashi Jul 2007 B2
7250748 Hastings et al. Jul 2007 B2
7256564 MacKay Aug 2007 B2
7259546 Hastings et al. Aug 2007 B1
7263450 Hunter Aug 2007 B2
7279860 MacKay Oct 2007 B2
7288911 MacKay Oct 2007 B2
7298132 Woolsey et al. Nov 2007 B2
7298133 Hastings et al. Nov 2007 B2
7301308 Aker et al. Nov 2007 B2
7309973 Garza Dec 2007 B2
7336463 Russell et al. Feb 2008 B2
7336514 Amarillas et al. Feb 2008 B2
7349765 Reaume et al. Mar 2008 B2
7355865 Royak et al. Apr 2008 B2
7358724 Taylor et al. Apr 2008 B2
7378821 Simpson, III May 2008 B2
7386713 Madter et al. Jun 2008 B2
7394397 Nguyen et al. Jul 2008 B2
7397212 Turner Jul 2008 B2
7397225 Schulz Jul 2008 B2
7412185 Hall et al. Aug 2008 B2
7417410 Clark, III et al. Aug 2008 B2
7417420 Shuey Aug 2008 B2
7436233 Yee et al. Oct 2008 B2
7446514 Li et al. Nov 2008 B1
7525296 Bilig et al. Apr 2009 B2
7528503 Rognli et al. May 2009 B2
7602136 Garza Oct 2009 B2
7605495 Achart Oct 2009 B2
7615989 Kojori Nov 2009 B2
7622910 Kojori Nov 2009 B2
7719214 Leehey et al. May 2010 B2
7791326 Dahlman et al. Sep 2010 B2
7902788 Garza Mar 2011 B2
7919958 Oettinger et al. Apr 2011 B2
8004255 Lumsden Aug 2011 B2
20010010032 Ehlers et al. Jul 2001 A1
20020109477 Ikezawa Aug 2002 A1
20030090362 Hardwick May 2003 A1
20030181288 Phillippe Sep 2003 A1
20040047166 Lopez-Santillana et al. Mar 2004 A1
20040153170 Santacatterina et al. Aug 2004 A1
20040181698 Williams Sep 2004 A1
20040189265 Rice et al. Sep 2004 A1
20040239335 McClelland et al. Dec 2004 A1
20050033951 Madter et al. Feb 2005 A1
20050068013 Scoggins Mar 2005 A1
20050073295 Hastings et al. Apr 2005 A1
20060049694 Kates Mar 2006 A1
20060103365 Ben-Yaacov May 2006 A1
20060175674 Taylor et al. Aug 2006 A1
20060276938 Miller Dec 2006 A1
20070024250 Simpson, III Feb 2007 A1
20070024264 Lestician Feb 2007 A1
20070037567 Ungless et al. Feb 2007 A1
20070069668 MacKay Mar 2007 A1
20070071047 Huang et al. Mar 2007 A1
20070213776 Brink Sep 2007 A1
20070244603 Level Oct 2007 A1
20070279053 Taylor et al. Dec 2007 A1
20070283175 Marinkovic et al. Dec 2007 A1
20070290645 Boyadjieff et al. Dec 2007 A1
20070300084 Goodrum et al. Dec 2007 A1
20070300085 Goodrum et al. Dec 2007 A1
20080005044 Benya et al. Jan 2008 A1
20080043506 Ozaki et al. Feb 2008 A1
20080049452 Van Bodegraven Feb 2008 A1
20080104430 Malone et al. May 2008 A1
20080116825 Descarries et al. May 2008 A1
20080121448 Betz et al. May 2008 A1
20080177678 Di Martini et al. Jul 2008 A1
20080221737 Josephson et al. Sep 2008 A1
20080272934 Wang et al. Nov 2008 A1
20080281473 Pitt Nov 2008 A1
20080290731 Cassidy Nov 2008 A1
20080291607 Braunstein et al. Nov 2008 A1
20090018706 Wittner Jan 2009 A1
20090045804 Durling et al. Feb 2009 A1
20090046490 Lumsden Feb 2009 A1
20090051344 Lumsden Feb 2009 A1
20090062970 Forbes, Jr. et al. Mar 2009 A1
20090063228 Forbes, Jr. Mar 2009 A1
20090083167 Subbloie Mar 2009 A1
20090085545 Shen et al. Apr 2009 A1
20090088907 Lewis et al. Apr 2009 A1
20090094173 Smith et al. Apr 2009 A1
20090105888 Flohr et al. Apr 2009 A1
20090154206 Fouquet et al. Jun 2009 A1
20090160267 Kates Jun 2009 A1
20090189581 Lawson et al. Jul 2009 A1
20090200981 Lumsden Aug 2009 A1
20100001704 Williams Jan 2010 A1
20100013427 Kelley Jan 2010 A1
20100033155 Lumsden Feb 2010 A1
20100117588 Kelley May 2010 A9
20100320956 Lumsden et al. Dec 2010 A1
20110080130 Venkataraman Apr 2011 A1
20110121775 Garza May 2011 A1
20110182094 Lumsden et al. Jul 2011 A1
Foreign Referenced Citations (9)
Number Date Country
1650860 Aug 2008 EP
11-007328 Jan 1999 JP
11-241687 Sep 1999 JP
2001-245496 Sep 2001 JP
2010-502533 Jan 2010 JP
10-2001-0006838 Jan 2001 KR
10-2009-0009872 Jan 2009 KR
WO 8803337 May 1988 WO
WO 00-66892 Nov 2000 WO
Related Publications (1)
Number Date Country
20090200981 A1 Aug 2009 US
Provisional Applications (2)
Number Date Country
60699197 Aug 2007 US
61009810 Jan 2008 US