Patent Grant
9918053
The present invention relates to spatial light modulator systems useful to phase modulate an incoming coherent beam of light. More particularly, the present invention relates to a phase modulation system wherein the system utilizes a binary pulse width modulation (PWM) method to modulate a coherent beam of light.
Phase modulators have proved useful for a number of technical applications. Finisar Corporation, for example, has released a line of telecommunications products based in part on the use of a liquid crystal on silicon microdisplay configured as a phase modulator. Other companies have proposed similar devices configured to operate as optical tweezers and spatial beam shapers.
The application of phase modulators to optical communications systems has long been studied. Numerous conferences sponsored by SPIE (The International Society for Optical Engineering), OSA (The Optical Society) and other optics industry trade groups and technical societies have explored the concepts of using phase modulators to accomplish free space interconnect between fiber optic lines. The addition of a reconfigurable phase modulator based on liquid crystal on silicon (LCOS) technology has been explored at some length. The use of a phase configured LCOS device as a wavelength selective switch (WSS) has been the topic of a number of papers. Of particular interest is the deployment of LCOS WSS devices in Reconfigurable Optical Add Drop Multiplexor (ROADM) switch units in metro and long haul Optical Transport System (OTS) fiber optic networks. ROADM units are important to these OTS because they enable a first fiber optic line to be routed to a second fiber optic line without the need to convert the incoming optical signal on the first fiber optic to an electrical signal and then back to an optical signal inserted into the second fiber optic line.
The range of wavelengths over which phase modulation is useful ranges from 400 nanometers to the upper end of the short infrared telecommunications wavelengths on the order of 1600 nanometers. Wavelengths outside the range are foreseeable. A given phase modulator may not need to cover the entire range described above and different liquid crystal cell configurations may prove an optimal approach. It should be noted that a single backplane and drive hardware configuration may be used with a variety of different liquid crystal cell configurations.
All potential uses are included within the scope of the present invention.
In this application the terms microdisplay, spatial light modulator, imager and panel are all understood to refer to a device capable of modulating light by altering the phase state of said light. The microdisplay may be a reflective or transmissive liquid crystal device, a MEMS (Micro-Electro Mechanical System) device, or another type device based on other modulation principles. In this application the term frame is used to denote an output frame containing all of the data required to phase modulate a beam of light. The output frame may be repeated a plurality of times before new input data is received.
As shown in
The range of wavelengths associated with fiber optic telecommunications has increased over time. Different channels are differentiated by wavelength, by polarization orientation, by pulse rate, and by other features, depending on the particular network design.
A common configuration for a liquid crystal on silicon microdisplay used as a phase modulator comprises a parallel aligned homogeneous non-twist nematic liquid crystal cell with the alignment angle set parallel to the polarization vector of the coherent illumination. In this configuration the LCOS microdisplay performs phase only modulation with only minimal amplitude modulation attributable to the effect manufacturing tolerances have throughout the system on the polarization state of light. Further information on the parallel aligned homogeneous non-twist liquid crystal may be found in “Characteristics of LCOS Phase-only spatial light modulator and its application,” Dai et al, Optics Communications Vol. 238, pp. 269-276, 2004, especially section 3.2. A second reference is “Introduction to Microdisplays,” Armitage et al, John Wiley & Sons, 2006, pp. 182-185.
When a microdisplay utilizing a nematic liquid crystal cell is pulse width modulated, there is a problem of phase stability. Because the drive is between a first drive voltage corresponding to a higher level of retardance and a second drive voltage corresponding to a lower level of retardance, it is necessary to have a scheme to achieve intermediate levels of retardance.
In the present case intermediate levels of retardance are achieved by insuring that the pulse width modulation scheme is configured to operate at a speed significantly higher than the time required for the liquid crystal material to respond directly to the modulation scheme. In this instance the liquid crystal material responds at a relatively slow rate to changes in modulation, thus acting as a low pass filter on the modulating waveform.
Some attention must be paid to the nature of the nematic liquid crystal material used in the liquid crystal device. There are many different liquid crystal materials available through various sources.
A first consideration is that the extent of lateral fields between adjacent pixels needs to be minimized to avoid misalignments in the liquid crystal cell there that will result in reflections in a spurious phase state. Means for minimizing lateral fields in liquid crystal displays are well known in the art. A first method is to insure that the cell gap between the pixels and the counter electrode is as small as possible. It is highly desirable to reduce this gap to a quarter of the pitch between adjacent pixels if possible, although the cell gap must be thick enough to enable the liquid crystal cell to provide the required range of retardance at the wavelengths of interest.
An additional means for minimizing cell gap is to use a liquid crystal with a high birefringence (Δn). Liquid crystal materials with a high birefringence suitable for use in phase aligned liquid crystal cells are well documented in the relevant literature. It is also certain that no single material simultaneously satisfies all possible requirements because some requirements conflict with other requirements. For example, it is desirable that the liquid crystal cell respond quickly to changes in the data pattern presented to it. It is also desirable that the liquid crystal cell smooth the pulse width modulation pattern applied to it. These two features conflict with one another. In the examples of the present application the assumption will be that the smoothing feature dominates over the response time for new all pulse width modulation patterns unless otherwise indicated.
The following table from Table 1 in “Studies of Liquid Crystal Response Time,” Wang, University of Central Florida, Doctoral Dissertation, 2005, shows a number of factors pertaining to a liquid crystal cell and their impact on the response time of a liquid crystal cell.
The terms Trise and Tdecay are related to the drive state of the liquid crystal cell with specific regard to the magnitude of the potential between a pixel mirror and the common electrode.
Trise is associated with the state in which the pixel mirror cell is driven to a higher absolute voltage relative to the common plane (ITO) voltage while Tdecay is associated with the state in which the pixel mirror cell is driven to a lower absolute voltage difference relative to the common plane voltage. A normally black liquid crystal cell rises to its high retardance state in response to a higher absolute voltage difference between the pixel mirror and the counter electrode and decays or falls or relaxes to its low retardance state in response to a lower absolute voltage difference between the pixel mirror and the common plane. A normally white liquid crystal cell decays or falls to its high retardance state in response to a lower absolute voltage between the pixel mirror and the common plane and rises to its low retardance state in response to a higher absolute voltage between the pixel mirror and the common plane.
A higher rotational viscosity γ1 is associated with a higher rise and fall time, which is a desirable characteristic for a smooth response to a pulse width modulation sequence. Higher rotational viscosity is routinely associated with high birefringence (Δn) due to the molecular structure of the liquid crystal materials required to reach high birefringence.
The elastic constants K11, K22, and K33 quantify the tendency of a liquid crystal cell to return to its relaxed state when the driving field is reduced or removed as well as its resistance to deformation when the driving field is increased. The listed elastic constants correspond to splay, twist and bend respectively. In a parallel aligned homogeneous liquid crystal cell the splay elastic constant K11 is dominant. As K11 increases the time required to move to its driven state increases and the time required to move to its relaxed state decreases.
Thus the performance of a liquid crystal cell under driving conditions is a complex matter as is well known in the art. Ultimately a particular liquid crystal cell configuration must be tested to determine precisely how it performs in response to a particular driving condition.
When incident polarized beam of light 260 is directed at pixel cell 205, passes through transparent common electrode 242 the polarization state of incident beam of light 260 is modified by the liquid crystal material 230. The manner in which the liquid crystal material 230 modifies the state of polarization of incident beam of light 260 is dependent on the orientation of the liquid crystal molecules within the path of the beam of light 260 which is in turn dependent on the RMS voltage applied across the liquid crystal between common electrode 242 and pixel electrode 250. For example, applying a certain voltage across the liquid crystal material 230 will reflect beam of light 262 but in a form wherein the polarization state of beam of light 262 is only identical to that of beam of light 260 when the molecules of liquid crystal layer 230 are oriented such that no change to the polarization state of beam of light 260 occurs. This is well known in the art. When reflected beam of light 262 possesses a polarization state differing from that of incident beam of light 260, thus encoding information onto the beam of light 262. a fraction of the incident polarized_light to be reflected back through the liquid crystal material and the transparent common electrode 240 in a modified polarization state that will pass through subsequent polarizing elements. After passing through the liquid crystal material 230, the incident light beam 260 is reflected by the pixel electrode 250 and back through the liquid crystal material 230. After reflected beam of light 262 passes through subsequent polarizing elements and is thereby analyzed, according to the term of art, the analyzed beam of light (not shown) is attenuated according to the specifics of the exact polarization state of reflected beam of light 262. The luminance of an exiting light beam 262 is thus dependent on the degree of polarization rotation imparted by the liquid crystal material 230, which is in turn dependent on the voltage applied across the liquid crystal material 230.
Storage element 210 is preferably formed from a CMOS transistor array in the form of a static random access memory (SRAM) cell, i.e., a latch, but may be formed from other known memory logic circuits. SRAM latches are well known in semiconductor design and manufacturing and provide the ability to store a data value, as long as power is applied to the circuit. Other control transistors may be incorporated into the memory chip as well. The physical size of a liquid crystal display panel utilizing pixel cells 205 is determined by a number of factors, including the pixel size, the array dimensions and the amount of border space required for row and column addressing circuits as well as bond pads and buffering circuitry. Pixel sizes in use today were deemed optically impossible late in the 1990s decade.
Since the transparent common electrode 242 and glass substrate 240 form a single common electrode, their physical size will substantially match the total physical size of the pixel cell array with some margins to permit external electrical contact with the ITO and space for gaskets and a fill hole to permit the device to be sealed after it is filled with liquid crystal (not shown).
In U.S. Pat. No. 8,421,828, hereinafter '828, applicant discloses a method for applying pulse width modulation to a digital display backplane. The modulation method uses different row spacings within a group of row write actions to form a template that can then be repeated by adjusting the start point of a subsequent application of the template while maintaining the same row spacing between members of the group. Because the row write actions are not always physically adjacent it is necessary to insure that the rows of the display are addressed using row address decoder means and not using a shift register write mechanism. A suitable row addressing scheme has long been known in the art of digital memory devices, including SRAM memories. A suitable implementation of a row address decoder circuit is disclosed in “Modern MOS Technology: Processes, Devices, and Design”, pp. 208-211, DeWitt G. Ong, McGraw-Hill, 1984.
DC balance control element 320 comprises complementary data input terminals 324 and 326 which are coupled respectively to data output terminals (SPOS) 308 and (SNEG) 310 of storage element 300. DC balance control element 320 also comprises a first voltage supply terminal 328, and a second voltage supply terminal 330, which are coupled respectively to the third voltage supply terminal (VSWA_P) 376, and the fourth voltage supply terminal (VSWA_N) 378 of voltage controller 384 (See
A full explanation of the operation of DC balance control element 320 is found in U.S. Pat. No. 7,443,374, in FIG. 6, and the corresponding text at Col. 11, lines 32-51, as corrected. And in FIGS. 12A through 12F and the corresponding text at Col. 17, line 18, through Col. 18, line 9.
Inverter 340 includes first voltage supply terminal 342, and second voltage supply terminal 344, which are coupled respectively to first voltage supply terminal (V1) 372, and second voltage supply terminal (V0) 374 of voltage controller 384. Inverter 340 also comprises data input terminal 348 coupled to data output terminal 322 of DC balance control element 320, and pixel voltage output terminal (VPIX) 346 coupled to pixel mirror 354. Responsive to the voltage asserted on input terminal 348, inverter 340 asserts the correct voltage among V0 374 and V1 372 onto pixel mirror 354 through output terminal 346.
U.S. Pat. Nos. 6,005,558, 6,067,065, 7,379,043, 7,443,374, 7,468,717 and 8,040,311 disclose backplanes compatible with the modulation method of the present application. These patents are incorporated into the present application in their entireties by reference.
Responsive to control signals received from processing unit 388, via voltage control bus 390, voltage controller 384 provides predetermined voltages to each pixel cells 305 via a first voltage supply terminal (V1) 372, a second voltage supply terminal (V0) 374, a third (logic) voltage supply terminal (VSWA_P) 376, and a fourth (logic) voltage supply terminal (VSWA_N) 378, a fifth (logic) voltage supply terminal (VSWB_P) 380, and a sixth (logic) voltage supply terminal (VSWB_N) 382. Voltage controller 384 also supplies predetermined voltages VITO_L by voltage supply terminal 396 and VITO_H by voltage supply terminal 397 to ITO voltage multiplexer 399. Voltage multiplexer 399 selects between VITO_L and VITO_H based on control signals received from processing unit 388. Processing unit 388 controls the logic state of (logic) voltage supply terminals VSWA_P 376, VSWA_N 378, VSWB_P 380, and VSWB_N 382 in synchronization with switching of VITO 398 between VITO_L 397 and VITO_H 396. ITO voltage multiplex unit 399 delivers VITO to the transparent common electrode 392, by voltage supply terminal (VITO) 398. Each of the voltage supply terminals V1 372, V0 374, VSWA_P 376, VSWA_N 378, VSWB_P 380, and VSWB_N 382 in
Voltages generated within voltage controller 384 may be generated by the use of digital to analog converters (DAC) and calibrated op-amps, as is well known in the art. Such arrangements create very precise voltages suitable for use in the present application. Such devices are subject to external control by devices such as processing unit 388 by use of voltage set commands which establish a new voltage to be generated by the DAC. A common form of DAC is an rDAC based on the use of a resistor lattice.
Image modulation data, whether reformatted or not, is delivered to the microdisplay in a compatible manner for the microdisplay. Those of experience in the art will recognize that the full resolution of the display need not be used for a properly designed microdisplay system. The input image data for each pixel comprises a desired luminance level for that pixel for that image data frame, typically in numerical format. Luminance levels are not absolute but are rather relative to other luminance levels and should be displayed according to the performance characteristics of the display system. A typical luminance level may be defined as representing 8 bit color (256 gray levels) or 10 bit color (1024 gray levels). The number is arbitrary and normally defined by industry standards and display performance characteristics.
Line 402 may comprise a plurality of complementary clock lines. The clock lines allow microdisplay 440 and microdisplay controller 420 to conduct a synchronized transfer of data over a plurality of parallel data transfer lines 410. In one embodiment data transfer lines 410 comprise 64 parallel data lines. In another embodiment data transfer lines 410 comprises 128 parallel data lines. Those of ordinary skill in the art will recognize that the number of parallel data lines may be an arbitrary number and that the maximum number may be dictated by external factors such as the minimum spacing and minimum size of wire bond pads and the space available in which to fabricate said wire bond pads. Line 404 may comprise a set of operation code lines that control the microdisplay 440 and instruct it to handle the data coming over parallel data transfer lines as address information or data information or as some other form of information that may be useful in a practical system. Line 406 may comprise a serial input-output interface. A serial input-output interface may be utilized to transfer control instructions from microdisplay controller 420 to microdisplay 440. Other control functions comprise functions to control other features of microdisplay 440 such as setup configuration. Line 408 may comprise additional features such as control of a temperature measurement sensor (not shown) with bidirectional data flow. A temperature sensor of the type required is disclosed in published patent application US2005/0,052,437, the contents whereof are incorporated into the present application by reference. Other data lines may include such items as a field-invert (FI) signal (not shown) wherein the field-invert signal controls circuitry that triggers a change to the DC balance state of a pixel such as that shown in
Data received is transferred by logical/serial interface 429 to color shading correction unit 422. Color shading correction unit 422 receives digital input image data and acts upon that data to apply correction factors to the image data such that the hue of the final displayed image is close to the desired color. The origins of color shading errors may originate in a number of causes, including non-uniformities in the display device. A more detailed explanation of color shading correction is found in U.S. Pat. No. 7,129,920 and U.S. Pat. No. 7,990,353, the contents whereof are incorporated into the present patent application by reference. In one embodiment the output data upon which color shading correction unit 422 acts has different bit depth to that of the input data.
Color shading correction unit 422 delivers its output data to look-up table (LUT) unit 423 through logical/serial interface 434. LUT unit 423 acts upon the input data to apply a set of corrections for liquid crystal non-linearity and for other desirable corrections such as for gamma correction, thereby assuring that changes in the image data result in the expected change in the luminance of the image when displayed.
LUT unit 423 delivers its output data to byte-explode unit 424 via logical/serial interface 435. Byte-explode unit 424 acts upon data received from LUT unit 423 to convert the data into a form suitable for display. Byte-explode unit 424 takes the data and expands the number of bits comprising the data. In one instance, byte-explode unit 424 maps the binary data to a larger number of binary weighted and non-binary weighted bits. In one embodiment the non-binary weighted bits comprise a set of “thermometer” or unary (Base 1) bits of higher order than the set of binary weighted bits. In one instance, at least one of the unary bits is of different temporal weighting than the other unary bits. In one embodiment the temporal ordering of the unary bits differs from the order in which the unary bits are activated with increasing gray scale.
The expanded byte count data output of Byte-Explode unit 424 is transferred over logical interface 436 to DDR SDRAM Controller/Interface 425 for transfer to DDR SDRAM 430 (not shown) over memory data interface 432 for buffering. Placement and retrieval of the transferred data is responsive to instructions sent over memory control interface 431. In one example, the expanded byte count data for a row is stored according the temporal order in which the data is to be displayed. In one example, Byte-Explode unit 424 receives data from HDMI Interface 421 and delivers its output to Color Shading Correction unit 422.
The expanded byte count data remains in DDR SDRAM 430 until retrieved by DDR SDRAM controller/Interface 425 over logical interface 432. DDR SDRAM Memory Controller/Interface 425 delivers the retrieved data over logical interface 437 to Bit Plane Scheduler and Sequencer 426.
Bit Plane Scheduler and Sequencer 426 receives expanded byte count data and converts the data into a time ordered sequence of row write events A row write event is the writing of an entire row of the display with binary data corresponding to a modulation state for each pixel on the row. In one instance, the binary data is preceded by data defining the row to which the subsequent data is to be written. The time ordered sequence of row write events is delivered to microdisplay buffer and interface 427 by logical interface 438.
Microdisplay buffer and interface 427 performs actions such as voltage scaling to the signals representing the data for the row write actions to enable it to be electrically transferred to microdisplay 440 over output interface 439. Output interface 439 may be preferably a flexible printed circuit assembly (FPCA) or alternatively may form part of the same printed circuit board as the other components of microdisplay controller 420 or some other form as is known in the art. Output interface 439 comprises a set of parallel lines configured so as to enable the transfer of the row write information to microdisplay 440.
Wire bond pad block 442 receives image modulation data and control signals and moves these signals to control block 443. Control block 443 receives the image modulation data and routes the image modulation data to column data register array 444. Row address information is routed to row decoder left 445 and to row decoder right 446. In one instance, the value of the Op Code lines 404 determines whether data received on the parallel data signal lines 410 is address information or image data. In one instance, the row address information acts as header, appearing first in time, to be followed by image data for that row.
Row decoder left 445 and row decoder right 446 are configured so as to pull the word line for the decoded row high so that image modulation data for that row may be transferred from column data register array 444 to the storage elements resident in the pixel cells of that row of pixel array 441, as previously described in
One important requirement for any beam steering device is the need to calibrate the performance of the phase-aligned spatial light modulator.
Ronchi phase grating 154 is further explained in
Once phase state data is collected for the desired range of values for a phase modulator, this data can be put to use to simplify the construction of specific phase mask configurations on the face of the microdisplay.
The number of points in the selected range of the index level is 480, which offers the choice of those 480 points to make the final range of phase modulation steps generated by the mapped gray level range of 0 to 255 linear.
Digital pulse width modulated displays offer several advantages over analog driven displays. First, it is possible to control time more precisely than voltage which offers better control over phase steps. Second, the pixel voltage can be constantly supplied and does not rely upon a capacitive element in the pixel to hold the charge. Third, it is less prone to be affected by high light loads. Applicant has developed hardware and software to enable application of its pulse width modulation methods to the task of pulse width modulating a phase aligned spatial light modulator.
It is therefore an objective of the present invention to further improve a phase modulation display system by providing a system and method to pulse width modulate the display with a full range of phase steps within a limited bandwidth interface.
In summary, this invention discloses a method of organizing and ordering pulse width modulation image data so that it may be displayed on the pixels of a phase modulation display system. The method comprises a means of populating otherwise unused time slots within a subframe with additional steps to provide expanded gray scale performance at the lower end of the gray scale range. The method includes a method of formatting received image data into a different form suitable for driving a pulse width modulated display and a method of distributing image modulation data across a series of different major modulation segment to minimize flicker and phase step errors.
One objective of the present application is to provide a method of pulse width modulating a spatial light modulator. The method comprises determining a modulation sequence and applying said modulation sequence to said spatial light modulator in a time order method. Said modulation sequence comprises a plurality of minor modulation segments. Each minor modulation segment comprises an “always on” modulation segment in an “always on” state. Said plurality of minor modulation segments are temporally spaced such that said “always on” modulation segments are spaced at predetermined intervals. Each minor modulation segment comprises at least one thermometer bit.
Another objective of the present application is to provide a method of pulse width modulating a spatial light modulator. The method comprises determining a modulation sequence and applying said modulation sequence to said spatial light modulator. Said modulation sequence comprises at least one major or minor modulation segment. Said modulation sequence is comprised of time slots of thermometer bit segments or lesser significant bit segment to which thermometer bits or lesser significant bits are assigned respectively according to a predetermined temporal order. Time slots assigned to be occupied by thermometer bits in an off state are occupied by segments of subthermometer bits according to a predetermined set of rules.
These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments, which is illustrated in the various drawing figures.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed. It should be noted that, as used in the specification and the appended claims, the singular forms “a”, “an” and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to “a material” may include mixtures of materials; reference to “a display” may include multiple displays, and the like. References cited herein are hereby incorporated by reference in their entirety, except to the extent that they conflict with teachings explicitly set forth in this specification.
In the following description applicant makes use of the term “write pointer.” The term “virtual write pointers” is also used for a pattern of row write actions accomplished in a time ordered sequence. Each member of the pattern of “virtual write pointers” is serviced by a “physical write pointer” in turn according to the predetermined order of execution. Because the pattern is always repeated precisely in both spacing and in the order of execution of the row write actions the spacings may be considered a template or pattern. The total pattern of row write pointers may be termed a “modulation sequence.”
A “modulation sequence” comprises at least one of a major modulation segment or a minor modulation segment or of both. It represents the totality of the modulation intended for a color of a display for a single frame of data. A “terminated write pointer” is a special class of write pointer that is writes a single image data value to the pixels of a specific row in conjunction with the writing of image modulation data to a different row. A terminated row is normally set to the dark state. In some instance “terminated write pointer” may be understood from context to mean “row write action by a terminated write pointer.” The concept is fully described in U.S. Pat. No. 7,852,307, the contents whereof are incorporated into the present application by reference. In summary, a terminated write pointer is generated by an instruction transferred from the microdisplay controller to the microdisplay in a single cycle of a larger collection of cycles to write image modulation data to a different row. A terminated write pointer writes a single data value, normally dark state, to all pixels on the row to be terminated. In this application a terminated write pointer may write either dark state to all pixels of a row or bright state to all pixels of a row. This provides an ability to reduce the duration of a pulse width modulation for a lesser bit to a duration shorter than the time required to write the entire display once from top to bottom.
In this application “dark state” data corresponds to a pixel data state that induces a lower retardance state on the liquid crystal cell and “bright state” data corresponds to a pixel data state that induces a higher retardance state on the liquid crystal cell. The convention is arbitrary.
A “row write action” in this application takes place when a (virtual) write pointer points or directs image modulation data for a row to that row. The physical write pointer is implemented through a row decoder circuit as is explained in this application. “Data” refers to “image modulation data” unless otherwise stated. Input image data and output image data will be differentiated when necessary.
Writing to a row shall mean writing image modulation data to each of the pixels of that row. Writing data to a pixel shall mean writing image modulation data to a memory storage cell corresponding to or located at that pixel. Image modulation data normally mean the modulation value stored in the memory cell, specifically “on” (active or bright state) or “off” (dark state).
The use of the term “time slot” or “time segment” in discussions of this application is a convention well known in the art. The time slots may be of substantially equal duration and may be determined by the time required to writing a plane of data to all rows of the display device. The time required may be determined by the limiting bandwidth between the display controller at its interface to external memory, between the display controller and its display, or within the controller based on computational requirements. Time slots in a sequence may be designated as “tsi” where i is an integer denoting the time ordered position in a sequence.
The duration of a time slot in the present application is determined by the time to write image data all pixels of each active row of the display, or, in other words, the time required to write a plane of data. Applicant has developed digital microdisplay products and controller system wherein the time required to write all pixels on active rows in a full high definition resolution (1920 by 1080) display is approximately 75 microseconds (μsec). This is equivalent to 222 bit planes during one input data frame at 60 FPS (16.667 milliseconds).
The writing of modulation data means just that. Each pixel may be in a different gray scale state to other pixels surrounding it which means that the combination of one and off thermometer bits, lesser significant bits and subtherms used to create that gray level will be different. The term “subtherm” would be described later.
In some instances the time slots may not be of substantially equal duration but rather may be of varying duration. Such variations may be used to perform such functions as gamma correction or to compensate for non-linearity in the performance of the liquid crystal device.
“Modulation segment” means a pulse width modulation segment of a fixed duration. “Bit plane” may be used in place of “modulation segment”. “Modulation segments” begin when a write pointer directs image modulation data to a row and end when a next write pointer directs image modulation data to that row. The minimum duration of a modulation segment is the time required to write the entire display from top to bottom and then return to write it again. The pulse width modulation value represented within a time slot may be shorter than the duration of the time slot through the application of a terminated write pointer as previously described. The term “image modulation segment” may be used for clarity.
A “major modulation segment” means a plurality of modulation segments adjacent or nearly adjacent in time. A major modulation segment is normally associated with a single color subframe. The major modulation segment may comprise less than the full range of modulation segments available to create gray scale for a given color, in which case a plurality of major modulation segments, and therefore a plurality of color subframes for that given color, is required to generate the full range of gray scale. In the case of a monochrome phase aligned or amplitude aligned display the terminology may remain the same. The phrase “major modulation sequence” has the same meaning as major modulation segment unless otherwise indicated.
A “minor modulation segment” is similar to a major modulation segment in that it is comprised of a plurality of modulation segments adjacent or nearly adjacent in time. In the present application minor modulation segment comprises a small number of modulation segments, typically four or less, although this is not a fundamental limit.
An “always on segment” is a segment within a minor modulation segment wherein said segment is deployed such that it is always in an on state and is not turned on or off in response to image data. An always on segment may be approximate in value to a thermometer bit.
An “lsb segment” is a segment containing one of the lesser binary weighted bits. “Binary weighted” is a nominal term and the actual weighting can be adjusted to accommodate liquid crystal response characteristics.
A “thermometer bit” is a non-binary weighted bit which is, in one embodiment, approximate in value to the sum of the binary weighted lsb segments. A major modulation segment comprises a plurality of thermometer bits. “Value” in this case may represent a sum of the “on” times for the lsb segments or it may represent the sum of the intensities of the lsb segments. Either or a mix of the two is possible. The term “thermometer bit” is a term of art in the field of digital-to-analog converters (DACs). It is used to describe a DAC which accepts a digital input and yields a voltage out wherein the voltage out is related to the input digital input. The analogy is to a common mercury thermometer where the column of mercury increases in height as temperature increases, segment at a time. One specific type of DAC is the segmented DAC which uses thermometer bits for higher order bits and binary weighted bits for the lesser bits, a feature analogous to the application of that concept to pulse width modulation. The term carries over into the present application in reference to non-binary weighted modulation segments wherein a first thermometer bit at a designated location is “turned on” or “active” to achieve a first luminance level. When a second thermometer bit is turned on the first thermometer bit remains on and a second luminance level is reached. This continues until all thermometer bits are turned on. Said first thermometer bit may be considered to have a lowest value and said last thermometer bit may be considered to have a highest value.
The highest value results from the condition that all other thermometer bits are also on. In the present application when a thermometer bit is stated to be a higher value or a higher luminance value it is because all previously turned on thermometer bits remain on and the luminance of said thermometer bit is added to the luminance of said previously turned on thermometer bits.
A “subtherm” segment (abbreviated sth in this application) is a modulation segment that occupies a time slot allocated to a thermometer bit that is not in an active or on state. The “subtherm” may occupy the entire time slot or may be terminated by a terminated write pointer as previous mentioned. The purpose of the subtherm segments is to increase the number of gray scale steps available at lower modulation values. The subtherm segments are not fixed like the thermometer segments are, but rather precede the thermometer bits by a specific pattern of time slots. In one embodiment the subtherm pattern may be different at different points on the modulation curve. The term subtherm is derived from “sub thermometer” because it fits into a time slot that may be occupied by a thermometer bit but which does not have the same impact on gray scale because of its positioning.
In the present application the term “populated by” is used to explain in which time slot a particular modulation segment is located in. In the case of the lesser bit segments and thermometer bits the assigned time slots never change. Certainly time slots normally assigned to particular thermometer bits may be populated instead by subtherms. The phrase “occupied by” is of identical meaning. The active verbs “populate” and “occupy” have the same meaning.
An “image code” is a positive integer uniquely associated with a particular set of modulation segments. Use of an image code in place of a longer description of the modulation is desirable to keep notations short and succinct. In the case of a classic pulse width modulated display such as a plasma display panel (PDP) the image code can be configured to represent a gray scale level. In the present invention the image code is an integer that describes a particular state of a set of thermometer bits, subtherms, and lsbs. Image code is distinct from “image data” in that image data represents the desired output while image code refers to a particular modulation configuration of on and off states in a modulation sequence (comprising one or more modulation segments) that realizes a particular luminance level.
In summary, a set of rules to guide the distributing of thermometer bits and binary weighted lesser significant bits among the major modulation segments must take into account the need to minimize visual artifacts such as flicker and lateral field effects. Although the rules and related guidance address major modulation segments the same procedures may be applied to minor modulation segments. Following this set of rules will establish a set of modulation segment that can be tested. Ultimately a visual test of reference material of known qualities is required but these steps have been tested and found to yield good results.
First, determine the number of major modulation segments required for each color for those embodiments involving a plurality of colors and set a time order for the major modulation segments in an overall modulation scheme. In most phase applications only one color or range of colors is used, such as is the case for telecommunications applications. In those embodiments the same considerations apply as would be the case for a monochrome display.
Second, allocate the binary weighted lesser significant bits for a color to the major modulation segments for that color. Guiding principles include dividing the lesser significant bits such that the overall temporal duration of lesser significant bits is as equal as possible and allocating as few as possible to each major modulation segment.
Third, allocate the thermometer bits to the major modulation segments according to the following principles. A first step is to place the thermometer bits in the major modulation segments such that a first thermometer bit is located in a first major modulation segments and a second thermometer bit is located in a second major modulation segments.
If there are only two major modulation segments then clearly the third thermometer bit may be placed in either segment provided the fourth thermometer bit is placed in the remaining major modulation segment. This insures that the on state times in the major modulation segments will grow evenly, thus minimizing the possibility of flicker.
If there are three major modulation segments, then the first thermometer bit can be placed in the first major modulation segment, the second thermometer bit can be placed in the third major modulation segment, and the third thermometer bit can be placed in the second major modulation segment. It is also possible to allocate the thermometer bits as first thermometer bit to first major modulation segment, second to second and third to third. This is approach may generate a transitory flicker phenomena depending on major changes to gray scale levers between data frames.
If there are four major modulation segments, then the first thermometer bit can be placed in the first major modulation segment, the second thermometer bit can be placed in the third major modulation segment, the third thermometer bit can be place in the second major modulation segment, and the fourth thermometer bit can be place in the fourth major modulation segment. Alternative the third thermometer bit can be placed in the fourth major modulation segment and the fourth thermometer bit can be placed in the second major modulation segment.
If there are five major modulation segments, then the first thermometer bit can be placed in the first major modulation segment, the second thermometer bit can be placed in the third major modulation segment, the third thermometer bit can be placed in the fifth major modulation segment, the fourth thermometer bit can be placed in either the fourth or the second major modulation segment and the fifth thermometer bit can be placed in the remaining major modulation segment.
The guiding principle is that the thermometer bits are to be distributed so that two general conditions are satisfied. First, as the number of thermometer bits set to an on state increases the on state time duration of any one of the major modulation segments does not differ by more than one thermometer bit time slot possibly combined with one lesser bit segment from the on state time duration of any of the other major modulation segments. Second, the thermometer bits should be placed in temporally non-adjacent major modulation segments to the extent temporally non-adjacent major modulation segments are available provided that the first generation condition of this paragraph takes precedence. Since the on state or off state status of the binary weighted lesser significant bits is unpredictable those bit are ignored in the application of the guiding principle.
The positioning of thm0 at ts31 481 and the positioning of the wtb segment at ts32 482 insures that the state of the liquid crystal cell at the beginning of the next modulation segment is uniform, which experimentally has been shown to result in an improved image state by reducing image data cross coupling between color subframes. Data cross coupling occurs when image modulation data for one color is still present on the display when the next color is shown.
One important consideration is the order in which the thermometer bits are turned on with increasing gray scale. In this application the convention is that each thermometer bit is turned on in numerical order. That means that thm0 is turned on first, thm1 is turned on second and so forth until thm26 is turned on last. As previously noted once a thermometer bit is turned on it is never turned off as gray scale increases further. The second convention is that the lsb segments are turned on according to the modulation value they are intended to represent. The relative values for lsb0, lsb1, lsb2 and lsb3 are 1, 2, 4, and 8 respectively, as is the common practice in the field of pulse width modulated displays.
One consideration in the use of terminated write pointers is the need to consider whether a terminated write pointer is available at the time required. Although it is conceptually possible to be able to have more than one terminated write pointer to be associated with a given row write action, current hardware implementations do not allow for more than one twp action for each row write action. In the example of
The second type of modulation element is the subtherm (sub-thermometer). As previously noted, a subtherm occupies a time slot for a given gray level that would be occupied by a thermometer bit if the gray level were higher. Subtherms are operated in a manner similar to thermometer bits. When a first subtherm (sth0) is turned on, it is the last subtherm in temporal order. When a second subtherm (sth1) is turned on, that subtherm is next to last in order and the first subtherm (sth0) remains on. When a third subtherm (sth2) is turned on, that subtherm is third to last and the first and second subtherms (sth0 and sth1) remain on.
There is a strict temporal relationship between the position of the subtherm modulation elements and the highest modulation value thermometer bit that is on, for all subtherms other than sth0. There will be at least one off state time slot between the first subtherm (sth0, last in temporal order) and the time slot for the higher modulation value on state thermometer bit. In the present example shown in
If thermometer bit thm1 is not on then the subtherm sequence is placed such that time slot tsi+5 525 is occupied by the element of the lsb sequence earliest in time.
The third type of modulation element is a lesser significant bit (lsb), indicated by lsbx where the range of values for x in the present example is 0 to 3. Because the lsb segments are binary weighting the four segments can generate are range of modulation values from 0 to 15. The lsb segments may be generated by using the terminated write pointer methodology described in
The logic behind the placement of the subtherms according to the template 519 is that it establishes a consistent temporal relationship between the time slot for the last subtherm in time order (i.e., the first subtherm sth0) and the time slot for the first thermometer bit in time order. The liquid crystal cell responds slowly to the subtherms that are on but the resets quickly to off state during the two time slots that are off before responding to the on state thermometer bits. The fixed temporal relationships make the liquid crystal cell response more consistent and can ease the task of developing an effective modulation scheme for a particular liquid crystal cell configuration.
Those of skill in the art will appreciate that the present invention is not limited to normally white materials and can in fact be applied to normally black liquid crystal materials by an adjustment of the time considerations.
The benefit of placing the subtherms in the manner described is that the subtherms have a small effect on the brightness associated with the thermometer bits and lsbs but not a great effect because of the relatively slow rise time. The inventors of the present invention have verified experimentally that this small effect can be used to create a large number of small perturbations in the liquid crystal response along the entire modulation response curve that can be used to improve on gray scale accuracy when calibrated using an appropriate calibration system, as is explained elsewhere in the present application. A second added benefit is that it does not require an increase in the data bandwidth between the microdisplay controller and the microdisplay to achieve this improvement. Information regarding calibration is presented in the present application.
In the discussion of
In this case the introduction of separation between subtherms in the sequence is useful to reduce the impact of the subtherms on the range of luminance values created by the subtherms. The logic behind this ordering is that a normally white liquid crystal that tends to drive to black faster than it drives to white can be induced to add small perturbations to the basic modulation curve that are smaller in luminance value than those created by the subtherm pattern of
Minor modulation segment 640 comprises modulation segments thm4 601, aon0 602, and lsb0 603. Off state interval 660 follows segment lsb0 603. All off state intervals are represented by a dashed line connecting each minor modulation segment to the succeeding minor modulation segment. Minor modulation segment 641 comprises modulation segments thm8 604, aon1 605 and sth0 606, which is followed by off state interval 661. Minor modulation segment 642 comprised modulation segments thm12 607, aon2 608 and thm0, which is followed by off state interval 662. Minor modulation segments 643, 644 and 645 operate in a similar manner with the last segment comprising an lsb, and sth and a thm in that order. The following table summarizes the full sequence.
Referring to
The general order of distribution for the thermometer bits is to place the thermometer bits in ascending order in different Groups according to a predetermined pattern. Thm0 609 appears in Group 1, thm1 627 appears in Group 3, thm2 618 appears in Group 2 and thm3 636 appears in Group 4. Thermometer segments thm4 601, thm5 619, thm6 610 and thm7 628 follow a similar pattern as do thermometer segments thm8 604, thm9 622, thm10 613 and thm11 631 and as do thermometer segments thm12 607, thm13 625, thm14 616 and thm15 634.
This distribution insures that the intensity of modulation in each of the groups of three minor modulation segments grows in a relatively uniform manner.
As an example, a digital display system (not shown) similar to that of
The temporal weighting of the lsb segments, subtherms and thermometer bits is described hereafter. Modulation sequence 600 comprises three types of modulation segments, each with a different temporal weighting. The four lsb segments operate in a classic binary weighted fashion. As is well known in the art four binary weighted lsb segments represent a value of 16 (0 to 15). In the example shown in
The range of image codes that can be represented is based the number of thermometer segment states, subtherm segment states and lsb states. Since there are four lsb segments, the number of states is 16 (0 to 15). The number of subtherm segment states for the four subtherms is 5, one for all off and one additional as each subtherm segment is turned on. The number of thermometer segment states is 17, one for all off and one additional as each of the 16 thermometer bits is turned on. The product of these numbers is 16*5*17=1360, which is the number of independent modulation states (image codes) available.
One consideration is what happens when the number of steps in the modulation is greater than the number of rows on the display.
Referring to
This distribution insures that the intensity of modulation in each of the groups of three minor modulation segments grows in a relatively uniform manner.
As an example, a digital display system (not shown) similar to that of
Apparatus and method for implementing the minor modulation segments for this example is presented in
The temporal weighting of the lsb segments and thermometer bits is described hereafter. Modulation sequence 700 comprises two types of modulation segments. The six lsb segments operate in a classic binary weighted fashion with a total binary weighting when all segments are on of approximately 31.5 unittime time units. As is well known in the art six binary weighted lsb segments have 64 possible states (0 to 63). The least significant bit (lsb0) is represent by 0.5 unittime time units as shown in
The cumulative number of modulation intervals from
Minor modulation segment 840 comprises modulation segments thm8 801, thm0 802, aon0 803, and lsb0 804. Off state interval 833 follows segment lsb0 804. Minor modulation segment 641 comprises modulation segments thm12 805, thm4 806, aon1 807 and sth0 808, which is followed by off state interval 834. Minor modulation segment 842 comprises modulation segments thm10 809, thm2 810, aon2 811 and lsb2 812, which is followed by off state interval 835. Minor modulation segments 843, 844845, 846 and 847 operate in a similar manner with the last segment comprising an lsb and a subtherm sth in that order. The following table summarizes the full sequence.
Referring to
The general order of distribution for the thermometer bits is to place the thermometer bits in ascending order in different groups of two according to a predetermined pattern. Thermometer segment thm0 802 appears in minor modulation segment 840 of Group 1 and thermometer segment thm1 818 appears in at the same position in Group 3. Thermometer segment thm2 810 appears in minor modulation segment 842 of Group 2 and thermometer segment thm3 826 appears at the same position in Group 4. Thermometer segments thm4 806, thm5 822, thm6 814 and thm7 830 follow a similar pattern as do thermometer segments thm8 801, thm9 817, thm10 809 and thm11 825 and as do thermometer segments thm12 805, thm13 821, thm14 813 and thm15 829.
The general order for subtherm segments is that described For
This distribution insures that the duration of modulation in each of the groups of two minor modulation segments grows in a relatively uniform manner.
As an example, a digital display system (not shown) similar to that of
The addition of a second thermometer bit in the sequence raises the number of write pointers required to write one minor modulation segment by one as shown in
The temporal weighting of the lsb segments and thermometer bits is described hereafter. Modulation sequence 900 comprises two types of modulation segments. The four lsb segments operate in a classic binary weighted fashion with a total binary weighting when all segments are on of approximately 2 unittime time units. As is well known in the art four binary weighted lsb segments have 16 possible states (0 to 15). The least significant bit (lsb0) is represent by 0.166 unittime time units as shown in
The cumulative number of modulation intervals from
The temporal weighting of the lsb segments, subtherms and thermometer bits is described hereafter. Modulation sequence 800 comprises three types of modulation segments, each with a different temporal weighting. The four lsb segments operate in a classic binary weighted fashion. As is well known in the art four binary weighted lsb segments represent a value of 16 (0 to 15). The four lsb segments occupy a total of 2 unittime time segments when all are on. The four subtherms each are of a time weighting of 2 unittime time units and operate as thermometer bits in that once a subtherm segment is turned on it stays on when the next subtherm segment is turned on as shown in
The range of image codes that can be represented is based the number of thermometer segment states, subtherm segment states and lsb states. Since there are four lsb segments the number of states is 16 (0 to 15). The number of subtherm segment states for the four subtherms is 5, one for all off and one additional as each subtherm segment is turned on. The number of thermometer segment states is 15, one for all off and one additional as each of the 14 thermometer bits is turned on. The product of these numbers is 16*5*15=1200, which is the number of independent modulation states (image codes) available.
A method for mitigating this effect is depicted in
In the following example adapted from
Pulse width modulation as described herein does require consideration of the operating voltages of the liquid crystal cell. Experimental evidence has shown that one set of operating voltages may off advantages over a different set of operating voltages even though the same range of phase modulation is offered by both sets of voltages.
For the microdisplay system previously described in
To analyze this in better detail, the inventors have established a figure of merit calculation wherein the difference between V0 374 and V1 372 is divided by the average of V0 374 and V1 372. This ratio can be used to compare different operating settings when lateral field effect is a concern provided the two settings are for identical or nearly identical liquid crystal cells. In general a lower lateral field figure of merit (FOMLAT) is indicative of a lower level of cross-talk than a higher FOMLAT.
The figure of merit equation is:
The region between point 951 (1.3 volts) and point 952 (2.1 volts) near first minima 955 is a typical operating range for an amplitude aligned spatial light modulator. A more typical phase operating range is the range between first maxima point 951 (1.3 volts) and second maxima point 957 (2.96 volts.) This provides a full 360° of phase modulation. A less typical operating range is for the region between second maxima 957 and third maxima 954. The disadvantage of choosing this range is that for many LCOS architectures this requires that the voltage operating range of the LCOS backplane be expanded to accommodate the need to encompass two voltage operating ranges arrayed symmetrically about the common plane voltage. As is shown in
An additional effect of operating with a greater voltage difference between the common plane and the individuals is at least the opportunity for a faster response time. This phenomenon is well known although it is important to verify this experimentally in particular cases because of the individual properties of specific liquid crystal mixtures and cell configurations.
The results of calculation of a FOMLAT for each of the first and second operating ranges mentioned above are presented in the following table.
Comparison of the two results of the two Figures of Merit reveals that the second range has a lower value and therefore is the preferred range of the two.
Thus it appears in this case that operating solely between second maxima 957 and third maxima 954 results in a spatial light modulator with faster switching speed and less cross-talk than a spatial light modulator operating between first maxima 951 and second maxima 957.
Another consideration is the application of parallel aligned phase spatial light modulators to holographic data storage (HDS) systems. The goal of an HDS system is to store large amounts of binary data on a holographic medium in page format where important considerations include throughput, data reliability and cost efficiency. Such systems compete with archival data storage systems such as tape data systems manufactured by Storage Technology Corp., now a part of Oracle Corp, as well as other manufacturers.
There are a number of things within an HDS system that impact on the speed of operation. A summary of these is presented in Section 2 of “Holographic Data Storage: Science Fiction or Science Fact”, Ken Anderson et al, Akonia Holographics LLC, presented at Optical Data Storage 2014. One factor noted in Section 2.1 Spatial Light Modulators is that the number of pixels per page is a critical parameter for transfer rate. All other things being equal, the write transfer rate is proportional to the number of pixels written in each page of data. The paper also states that the number of pixels on the spatial light modulator increases the number of pixels on each page of data.
A second consideration for an HDS system is the storage capacity of its holographic medium. Some aspects of this are controlled by the design of the medium itself. Other parts relate to the manner in which the holograph data is written to the holographic medium. One important method to increase data density is the use of multiplexing. There are various types of multiplexing that can all coexist in a single system writing data to a single holographic medium. One of these is referred to as Phase Quadrature Holographic Multiplexing (PQHM). (See paragraph 4.2 of said Akonia paper.) Two holograms can be written using the same reference beam at the same reference beam angle provided the two holograms are written with a 90° phase difference. This technique is reported to avoid cross-talk whether the hologram is created using a two phase state approach (0° and 180°) or a four phase state approach (0°, 90°, 180° and 270°). This embodiment discloses an apparatus of implementing the two phase state approach in quadrature utilizing the microdisplay system described in
A liquid crystal cell of this type may be configured to have sufficient operating range to modulate a full wave (2π radians or 360°) of light at the designed wavelength. In an HDS system the typical design wavelength is around 405 nanometers (nm) with a range of ±5 nm. This relatively narrow range of wavelengths can be accommodated with a point design liquid crystal cell. This may permit the use of a liquid crystal material with lower rotational viscosity and therefore with faster response speed. Alternatively a higher rotational viscosity liquid crystal material may be used if the smoothing characteristic is needed to minimize phase fluctuations.
Phase retardation points 960 0°, 961 90°, 962 180°, 963 270° and 964 360° are indicated on
Reviewing of the phase states indicated on
In a two phase state application switching between drive voltages as described above, the liquid crystal cell is not required to have a full wave of retardance to provide all the required retardance values. In fact only 270° (3π/2 radians) is mandatory although a thicker cell may offer advantages, such as greater linearity of phase angle with respect to voltage.
Another important consideration is the means for creating the sets of voltages required for this method of modulation.
In some instances the configuration of the voltage controller may now permit the changing of the required voltages from the first set to the second set by use of voltage set commands to DACs in the voltage controller. In that case a second set of DACs is required.
Voltage controller 971 generates voltages for an “a” group (not shown) comprising common plane (ITO) voltages \TITO_H_a, 980 and VITO_L_a 981 and pixel voltages V1_a 984 and V0_a 985 and voltages for a “b” group (not shown) comprising common plane voltages VITO_H_b 982 and VITO_L_b 983 and pixel voltages V1_b 986 and V0_b 987. Commands from processor unit 974 delivered over control bus 978 direct pixel multiplexor 973 and common plane multiplexor 972 to select either the voltages of the “a” group or the voltages of the “b” group for output 988 of common plane multiplexor 972 and outputs 989 and 990 of pixel voltage multiplexor 973. In the case of the “a” group either common plane voltage VITO_H_a 982 or VITO_L_a 983 is selected for common plane multiplexor output VITO 988, according to DC balance control, and pixel voltages V1_a 984 and V0_a 985 are selected for pixel voltage multiplexor outputs V1 989 and V0 990 respectively. In the case of the “b” group either common plane voltage VITO_H_b 982 or VITO_L_b 983 is selected for common plane multiplexor output VITO 988, according to DC balance control, and pixel voltages V1_b 986 and V0_b 987 are selected for pixel voltage multiplexor outputs V1 989 and V0 990 respectively.
DC balance control is implemented through a set of synchronized commands to common plane multiplexor 972 and to array of pixels cells 305 of
The above description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the invention. Various modifications to these implementations will be readily apparent to those skilled in the art, and the generic principles described herein can be applied to other implementations without departing from the spirit or scope of the invention. Thus, it is to be understood that the description and drawings provided herein represent example implementations of the invention and are therefore representative of the subject matter which is broadly contemplated by the invention. It is further understood that the scope of the present invention fully encompasses other implementations and that the scope of the present invention is accordingly limited by nothing other than the appended claims.
This present application claims the benefit of U.S. Provisional Patent Application No. 61/993,022, filed on May 14, 2014.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5018838 | Barnes | May 1991 | A |
| 5731802 | Aras | Mar 1998 | A |
| 5986640 | Baldwin | Nov 1999 | A |
| 6005558 | Hudson et al. | Dec 1999 | A |
| 6046716 | McKnight | Apr 2000 | A |
| 6067065 | Worley, III et al. | May 2000 | A |
| 6127991 | Uehara | Oct 2000 | A |
| 6151011 | Worley, III | Nov 2000 | A |
| 7088325 | Ishii | Aug 2006 | B2 |
| 7129920 | Chow | Oct 2006 | B2 |
| 7379043 | Worley, III et al. | May 2008 | B2 |
| 7397980 | Frisken | Jul 2008 | B2 |
| 7443374 | Hudson | Oct 2008 | B2 |
| 7468717 | Hudson | Dec 2008 | B2 |
| 7852307 | Hudson | Dec 2010 | B2 |
| 7990353 | Chow | Aug 2011 | B2 |
| 8040311 | Hudson et al. | Oct 2011 | B2 |
| 8421828 | Hudson et al. | Apr 2013 | B2 |
| 8643681 | Endo | Feb 2014 | B2 |
| 20020043610 | Lee | Apr 2002 | A1 |
| 20040032636 | Willis | Feb 2004 | A1 |
| 20050052437 | Hudson | Mar 2005 | A1 |
| 20050062765 | Hudson | Mar 2005 | A1 |
| 20050264586 | Kim | Dec 2005 | A1 |
| 20060066645 | Ng | Mar 2006 | A1 |
| 20060147146 | Voigt | Jul 2006 | A1 |
| 20060284903 | Ng | Dec 2006 | A1 |
| 20060284904 | Ng | Dec 2006 | A1 |
| 20070252855 | Hudson | Nov 2007 | A1 |
| 20070252856 | Hudson | Nov 2007 | A1 |
| 20080007576 | Ishii | Jan 2008 | A1 |
| 20080088613 | Hudson | Apr 2008 | A1 |
| 20080158437 | Arai | Jul 2008 | A1 |
| 20080259019 | Ng | Oct 2008 | A1 |
| 20090027360 | Kwan | Jan 2009 | A1 |
| 20090027364 | Kwan | Jan 2009 | A1 |
| 20090284671 | Leister | Nov 2009 | A1 |
| 20090303248 | Ng | Dec 2009 | A1 |
| 20100214646 | Sugimoto | Aug 2010 | A1 |
| 20100253995 | Reichelt | Oct 2010 | A1 |
| 20100295836 | Matsumoto | Nov 2010 | A1 |
| 20110205100 | Bogaerts | Aug 2011 | A1 |
| 20120086733 | Hudson | Apr 2012 | A1 |
| 20120113167 | Margerm | May 2012 | A1 |
| 20130308057 | Lu | Nov 2013 | A1 |
| 20140085426 | Leone | Mar 2014 | A1 |
| 20150245038 | Clatanoff | Aug 2015 | A1 |
| Entry |
|---|
| “Characteristics of LCOS Phase-only spatial light modulator and its application,” Dai et al., Optics Communications vol. 238, pp. 269-276, 2004, especially section 3.2. |
| “Introduction to Microdisplays,” Armitage et al., John Wiley & Sons, 2006, pp. 182-185. |
| Table 1 in “Studies of Liquid Crystal Response Time,” Wang, University of Central Florida, Doctoral Dissertation, 2005. |
| “Modern MOS Technology: Processes, Devices, and Design”, pp. 208-211, DeWitt G. Ong, McGraw-Hill, 1984. |
| “Multipoint phase calibration for improved compensation of inherent wavefront distortion in parallel aligned liquid crystal on silicon display,” Oton et al., Applied Optics, vol. 46, No. 23, pp. 5667-5679, Optical Society of America, 2007. |
| “Broadband suppression of the zero diffraction order of an SLM using its extended phase modulation range,” Jesacher et al., Optics Express, vol. 22, No. 14, pp. 17590-17599. |
| Section 2 of “Holographic Data Storage: Science Fiction or Science Fact”, Ken Anderson et al., Akonia Holographics LLC, presented at Optical Data Storage 2014. |
| Number | Date | Country | |
|---|---|---|---|
| 20160077367 A1 | Mar 2016 | US |
| Number | Date | Country | |
|---|---|---|---|
| 61993022 | May 2014 | US |
