Number | Name | Date | Kind |
---|---|---|---|
4831543 | Mastellone | May 1989 | |
4878179 | Larsen et al. | Oct 1989 | |
5222030 | Dangelo et al. | Jun 1993 | |
5249133 | Batra | Sep 1993 | |
5278769 | Bair et al. | Jan 1994 | |
5301318 | Mittal | Apr 1994 | |
5341309 | Kawata | Aug 1994 | |
5463563 | Bair et al. | Oct 1995 | |
5471398 | Stephens | Nov 1995 | |
5473546 | Filseth | Dec 1995 | |
5481473 | Kim et al. | Jan 1996 | |
5526277 | Dangelo et al. | Jun 1996 | |
5548524 | Hernandez et al. | Aug 1996 | |
5550714 | Nishiyama | Aug 1996 | |
5586319 | Bell | Dec 1996 |
Entry |
---|
Frezza, S.T., et al., "SPAR: A Schematic Place and Route System", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12, 7, 956-973, (1993). |
Sekine, M., et al., "An Advanced Design System: Design Capture, Functional Test Generation, Mixed Level Simulation and Logic Synthesis (VLSI)", IEEE Proceedings of IEEE Custom Integrated Circuits Conference, 19.4.1-19.4.6, (1989). |