The present invention relates generally to flash memory devices.
Conventional flash memory technology and related technologies are described in the following publications inter alia:
[1] Paulo Cappelletti, Clara Golla, Piero Olivo, Enrico Zanoni, “Flash Memories”, Kluwer Academic Publishers, 1999
[2] G. Campardo, R. Micheloni, D. Novosel, “VLSI-Design of Non-Volatile Memories”, Springer Berlin Heidelberg New York, 2005
[3] G. Proakis, “Digital Communications,” 3rd ed., New York: McGraw-Hill, 1995.
[4] “4-Bit-Per-Cell NROM Reliability”. Boaz Eitan, Guy Cohen, Assaf Shappir, Eli Lusky, Amichai Givant, Meir Janai, Ilan Bloom, Yan Polansky, Oleg Dadashev, Avi Lavan, Ran Sahar and Eduardo Maayan. Appears on the website of Saifun.com.
[5] Portal, J. M. et al. “EEPROM Diagnosis Based on Threshold Voltage Embedded Measurement”. Journal of Electronic Testing: Theory and Applications Volume 21, Issue 1 (January 2005)
[6] Himeno, T.; Matsukawa, N.; Hazama, H.; Sakui, K.; Oshikiri, M.; Masuda, K.; Kanda, K.; Itoh, Y.; Miyamoto, J. “A new technique for measuring threshold voltage distribution in flash EEPROM devices.” Microelectronic Test Structures, 1995. ICMTS 1995. Proceedings of the 1995 International Conference on Volume, Issue, 22-25 Mar. 1995 Page(s):283-287 Digital Object Identifier 10.1109/ICMTS.1995.513988
[7] G. Tao, A. Scarpa, J. Dijkstra, W. Stidl and F. Kuper, “Data retention prediction for modern floating gate non-volatile memories”, Microelectronics Reliability, Volume 40, Issues 8-10, August-October 2000, Pages 1561-1566
[8] Esseni, D., “Trading-off programming speed and current absorption in flash memories with the ramped-gate programming technique”, IEEE Transactions on Electron Devices, 47(4), April 2000.
[9] Portal, J. M. “EEPROM Memory: Threshold voltage built in self diagnosis”, ITC International Test Conference, Paper 2.1.
The disclosures of all publications and patent documents mentioned in the specification, and of the publications and patent documents cited therein directly or indirectly, are hereby incorporated by reference.
The following terms may be construed either in accordance with any definition thereof appearing in the prior art literature or in accordance with the specification, or as follows:
In the present specification, the terms “row” and “column” refer to rows of cells and columns of cells, respectively and are not references to sub-divisions of a logical page.
The term “MSB” is used herein to denote the bit which is programmed into a multi-level cell, storing several bits, first. The term “LSB” is used herein to denote the bit which is programmed into the multi-level cell, last. The term “CSB” is used herein to denote the bit which is programmed into a 3-level cell, storing 3 bits, second, i.e. after the MSB and before the LSB. It is appreciated that more generally, e.g. if the multi-level cell stores 4 or more levels, there are more than one CSBs and use of the term “CSB” herein, which implies that the cell is a 3-level cell, is merely by way of example and is not intended to be limiting.
A logical page is a set of bytes which is meaningful to an application. The location of a logical page in memory is termed herein a physical page. This location may comprise certain cells in their entirety, or, more commonly, may comprise only one or some bits within certain cells. The locations of each of a logical sequence of logical pages (page 0, page 1, page 2, . . . ) within memory is pre-determined by a suitable mapping scheme mapping logical pages into the bits of the cells of a particular erase sector (block) in flash memory.
“Successfully reconstructed” means that using error correction code, the original logical page has been reconstructed generally satisfactorily, e.g., typically, that the logical page has been read, using reading thresholds, has undergone error correction as appropriate and has successfully passed its CRC (cyclic redundancy check) criterion.
“Bit errors” are those errors found in the physical page corresponding to a logical page, which typically are corrected using. ECC (error correction code) such that the page is successfully reconstructed despite these errors.
The term “reading threshold” and “detection threshold” are used generally interchangeably.
Certain embodiments of the present invention seek to provide improved flash memory apparatus.
There is thus provided, in accordance with at least one embodiment of the present invention, a method for reading at least one page within an erase sector of a flash memory device, the method comprising computing at least one mock reading threshold; using the at least one mock reading threshold to perform at least one mock read operation of at least a portion of at least one page within the erase sector, thereby to generate a plurality of logical values; defining a set of reading thresholds based at least partly on the plurality of logical values; and reading at least one page in the erase sector using the set of reading thresholds.
Further in accordance with at least one embodiment of the present invention, the defining of a set of reading thresholds based at least partly on the plurality of logical values includes estimating a mean and standard deviation of at least one physical level over at least a portion of at least one page belonging to the erase sector of the flash memory device based on the at least one mock reading operation.
Still further in accordance with at least one embodiment of the present invention, the estimating is performed for at least a first physical level residing above a second physical level and below a third physical level and wherein estimating the mean and standard deviations of the first physical level comprises interpolating between previously found means and standard deviations of the second and third levels.
An advantage of the embodiment described above is that a significant amount of computation is saved since it is not necessary to generate a histogram for intermediate physical levels if histograms for physical levels on both sides are known. It is appreciated that alternatively or in addition to claim 3, estimating may be performed for a first physical level even if it does not reside above the second physical level and below the third physical level by extrapolating suitably between previously found means and standard deviations of the second and third levels.
Also provided, in accordance with another embodiment of the present invention, is a method for rapidly assessing functionality of erase sectors in a flash memory, the method comprising estimating a mean and standard deviation of at least one physical level over at least a portion of at least one page belonging to an erase sector of a flash memory device; wherein the estimating is performed for at least a first physical level residing above a second physical level and below a third physical level and wherein estimating the mean and standard deviations of the first physical level comprises interpolating between previously found means and standard deviations of the second and third levels.
Further in accordance with at least one embodiment of the present invention, the defining of a set of reading thresholds based at least partly, on the plurality of logical values includes identifying at least one non-populous region of a predetermined size, within a distribution of physical values of a population of cells belonging to a page within the erase sector.
It is appreciated that non-populous does not mean non-populated i.e. the non-populous regions include only a small number of values but not necessarily zero values.
Still further in accordance with at least one embodiment of the present invention, at least one reading threshold in the set of reading thresholds is determined to be a central value within the non-populous region.
Also provided, in accordance with still another embodiment of the present invention, is a method for assessing effects of retention and cycling on individual erase sectors in a flash memory which has undergone retention and cycling, the method comprising receiving a first centerpoint of a rightmost lobe of a distribution of physical values within the cells of a new flash memory device and a second centerpoint of a rightmost lobe of a distribution of physical values within the cells of an entirely degraded flash memory device; generating a histogram representing distribution of physical values within the cells of an individual erase sector, over a range extending at least between the second and first centerpoints; and computing at least one statistic of a rightmost lobe of the histogram. It is appreciated that there may be only one lobe.
Further in accordance with at least one embodiment of the present invention, at least one statistic comprises at least one of a mean and a standard deviation.
Still further in accordance with at least one embodiment of the present invention, the defining comprises seeking a local maximum in a threshold voltage distribution and determining at least one reading threshold based at least partly on the local maximum.
Additionally in accordance with at least one embodiment of the present invention, the defining comprises seeking a local minimum in a threshold voltage distribution and determining at least one reading threshold based at least partly on the local minimum.
Further in accordance with at least one embodiment of the present invention, the defining comprises identification of a threshold voltage distribution of a highest program level in a probability distribution of physical values within the erase sector; and preventing misidentification of the threshold voltage distribution of the highest program level by comparing the number of cells whose threshold voltage is larger than the candidate maximizing voltage, to a threshold.
Still further in accordance with at least one embodiment of the present invention, the method also comprises guaranteeing a similar number of cells in each program level.
Additionally in accordance with at least one embodiment of the present invention, each time the computing, using, defining and reading are performed, the reading thresholds as most recently modified are stored in a data base in association with characterization information, and the method also comprises, for at least one page in the erase sector: accessing the data base and reviewing at least some of the characterization information to determine whether the database includes reading thresholds suitable for the page; if the database does include suitable thresholds, using the suitable thresholds to read the page; and if the database does not include suitable thresholds, performing the computing, using, defining and reading steps for the page. The database is termed herein “threshold history data base”.
It typically stores, as time goes on, a set of thresholds for each row or group of adjacent rows, but not for each erase sector but rather for each category of erase sectors. Typically, a category of erase sectors comprises a set of erase sectors which share a common range of cycling indices and a common range of retention durations. For example, the first category may comprise erase sectors which have undergone up to 100 cycles and whose retention duration is up to 1 month. The second category may comprise erase sectors which have undergone from 101 to 200 cycles and whose retention duration is up to 1 month, and so on, up to a 50th category which may comprise erase sectors which have undergone from 4901 up to 5000 cycles and whose retention duration is up to 1 month. The 51st to 100 categories may comprise erase sectors which have undergone 0-100, 101-200 etc. cycles respectively, and whose retention duration is between 1 and 2 months. The 101th to 150th categories may comprise erase sectors which have undergone 0-100, 101-200 etc. cycles respectively, and whose retention duration is between 2 and 3 months, etc. and so forth, with steps of 1 month between categories for the first year. From the first year to the tenth year, the retention duration increment between categories may be 1 year rather than a single month. The cycling index increment between categories may be uniform e.g. 100 cycles as in this example.
Further in accordance with at least one embodiment of the present invention, the characterization information includes: identification of row neighborhood, number of program/erase cycles which rows in the row neighborhood underwent, and retention period which rows in the row neighborhood endured.
Additionally in accordance with at least one embodiment of the present invention, the guaranteeing comprises scrambling of bits stored in the erase sector. Scrambling may be carried out by the scrambler/descrambler described herein.
Also provided, in accordance with yet another embodiment of the present invention, is a system for reading at least one page within an erase sector of a flash memory device, the system comprising mock threshold computation apparatus operative to compute at least one mock reading threshold; a reading threshold set generator operative to define a set of reading thresholds based at least partly on the plurality of logical values; and reading apparatus using the at least one mock reading threshold to perform at least one mock read operation of at least a portion of at least one page within the erase sector, thereby to generate a plurality of logical values and subsequently using the set of reading thresholds based at least partly on the plurality of logical values to read at least one page in the erase sector using the set of reading thresholds.
Still further provided, in accordance with still another embodiment of the present invention, is a system for rapidly assessing functionality of erase sectors in a flash memory, the system comprising flash memory physical level distribution statistic estimation apparatus estimating a mean and standard deviation of at least one physical level over at least a portion of at least one page belonging to an erase sector of a flash memory device and including interpolation apparatus, wherein the apparatus receives and operates upon at least a first physical level residing above a second physical level and below a third physical level by using the interpolation apparatus to interpolate between previously found means and standard deviations of the second and third levels.
Also provided, in accordance with another embodiment of the present invention, is a system for assessing effects of retention and cycling on individual erase sectors in a flash memory which has undergone retention and cycling, the system comprising a histogram generator operative to generate a histogram representing distribution of physical values within the cells of an individual erase sector, over a range extending at least between a first centerpoint of a rightmost lobe of a distribution of physical values within the cells of a new flash memory device and a second centerpoint of a rightmost lobe of a distribution of physical values within the cells of an entirely degraded flash memory device; and a rightmost lobe analyzer operative to compute at least one statistic of a rightmost lobe of the histogram.
Further in accordance with at least one embodiment of the present invention, the computing comprises translating the mock reading thresholds along a physical value axis of a probability distribution of physical values within the erase sector, according to at least one characteristic of a highest program level within the probability distribution.
According to certain embodiments, an average or central value of a highest lobe in a probability density function graph of logical values read from flash memory may be found, by defining mock thresholds between maximal values identified for a new flash memory device and minimal values identified for an extremely run down (high retention, high cycle count) flash memory device. To do this, a new flash memory device may be taken up at a set up stage, and a large number of cells therein, perhaps one erase-sector full, may be programmed to their highest levels. The erase sector is read, using suitable thresholds whose intervals define a suitable resolution, to determine the location of the top edge of the highest (rightmost) lobe. An extremely run-down flash memory device is then taken up, also at the set up stage, and a large number of cells therein, perhaps one erase-sector full, may be programmed to their highest levels.
The erase sector is read, using suitable thresholds whose intervals define a suitable resolution, to determine the location of the bottom edge of the lowest (leftmost) lobe. It can then be assumed to be the case, that any flash memory device's highest lobe falls within the window between the known bottom edge of the lowest lobe of the run-down flash memory, and the known top edge of the highest lobe of the new flash memory. This is helpful, for example, when it is desired to define mock reading thresholds to identify the location of a highest lobe of a probability density function of an individual flash memory device, wherein the mock reading thresholds are to span all possible locations of the highest lobe. This can be done by distributing mock reading thresholds throughout the entire window described above.
Any suitable processor, display and input means may be used to process, display, store and accept information, including computer programs, in accordance with some or all of the teachings of the present invention, such as but not limited to a conventional personal computer processor, workstation or other programmable device or computer or electronic computing device, either general-purpose or specifically constructed, for processing; a display screen and/or printer and/or speaker for displaying; machine-readable memory such as optical disks, CDROMs, magnetic-optical discs or other discs; RAMs, ROMs, EPROMs, EEPROMs, magnetic or optical or other cards, for storing, and keyboard or mouse for accepting. The term “process” as used above is intended to include any type of computation or manipulation or transformation of data represented as physical, e.g. electronic, phenomena which may occur or reside e.g. within registers and for memories of a computer.
The above devices may communicate via any conventional wired or wireless digital communication means, e.g. via a wired or cellular telephone network or a computer network such as the Internet.
The apparatus of the present invention may include, according to certain embodiments of the invention, machine readable memory containing or otherwise storing a program of instructions which, when executed by the machine, implements some or all of the apparatus, methods, features and functionalities of the invention shown and described herein. Alternatively or in addition, the apparatus of the present invention may include, according to certain embodiments of the invention, a program as above which may be written in any conventional programming language, and optionally a machine for executing the program such as but not limited to a general purpose computer which may optionally be configured or activated in accordance with the teachings of the present invention.
The embodiments referred to above, and other embodiments, are described in detail in the next section.
Any trademark occurring in the text or drawings is the property of its owner and occurs herein merely to explain or illustrate one example of how an embodiment of the invention may be implemented.
Unless specifically stated otherwise, as apparent from the following discussions, it is appreciated that throughout the specification discussions, utilizing terms such as, “processing”, “computing”, “estimating”, “selecting”, “ranking”, “grading”, “calculating”, “determining”, “generating”, “reassessing”, “classifying”, “generating”, “producing”, “stereo-matching”, “registering”, “detecting”, “associating”, “superimposing”, “obtaining” or the like, refer to the action and/or processes of a computer or computing system, or processor or similar electronic computing device, that manipulate and/or transform data represented as physical, such as electronic, quantities within the computing system's registers and/or memories, into other data similarly represented as physical quantities within the computing system's memories, registers or other such information storage, transmission or display devices.
Certain embodiments of the present invention are illustrated in the following drawings:
Reference is now made to
Step 100: computing at least one mock reading threshold. A mock threshold is a threshold which is far from being an adequate conventional reading threshold useful for reconstructing a logical value from a physical value residing in a flash memory cell. While the mock threshold is used as an input to a reading process, as though it were a true reading threshold, its utility differs. For example, mock thresholds may be used to ascertain the state of health of an erase sector at a certain point in time. Mock thresholds may be used as a reflection of the current locations and shapes of the various lobes of the probability density functions, as shown in
Step 110: using the at least one mock reading threshold to perform at least one mock read operation of at least a portion of at least one page within the erase sector, thereby to generate a plurality of logical values.
Step 120: defining a set of reading thresholds based at least partly on the plurality of logical values.
Step 130: reading at least one page in the erase sector using the set of reading thresholds.
Reference is now made to
An internal microcontroller 110 typically manages the functional units of the flash memory device 105. The storage portion of the flash memory device includes one or more typically many erase sectors 120 each storing one or more typically many physical pages 130 each including one or more typically many cells 140 having more than one possible state such that logical values may be stored therein. Erasing circuitry 150 is provided to erase data from cells, writing circuitry 160 writes data into cells, and reading circuitry 170 reads data from cells.
The acronyms MSB, LSB and CSB are used herein to denote most significant, least significant, and intermediately significant (e.g. in 3-bit-per-cell applications) bits respectively.
Design considerations may take into account the following: Conventional flash memory devices store information as charge in “cells”, each made of either a floating gate transistor or an NROM transistor. In single-level cell (SLC) devices, each cell stores only one bit of information. Multi-level cell (MLC) devices can store more than one bit per cell by choosing between multiple levels of electrical charge to apply to the floating gates of their cells. The amount of charge (also known as charge level) is then measured by a detector, by comparing the voltage of the transistor gate (also known as charge level and denoted VT) to a decision threshold voltage (also known as charge level boundary point and denoted VD). The amount of charge is then used to determine the programmed level (logical value) of the cell. Due to inaccuracies during the programming procedure and charge loss due to time and temperature (also known as retention), the measured levels suffer from a random distortion.
The cell's programmed level may be determined using several methods. One method is to apply a voltage to the cell's gate and measure if the cell conducts current. The cell has a certain threshold voltage such that if voltage above that threshold is applied to the gate, the gate will conduct. Bellow that threshold voltage the gate will not conduct current (or will conduct a small amount of current, below a certain demarcation level). As the amount of charge in the cell changes this threshold voltage, the charge may be inferred by determining at which voltage the cell starts to conduct current. Thus, the programmed level is determined by iteratively applying different voltages to the gate and measuring whether the cells conduct or not. Another method is based on the fact that when applying a voltage above the threshold voltage, the cell conducts current and the amount of current depends on the difference between the applied voltage and the threshold voltage. As the threshold voltage changes as a function of the amount of charge in the cell, the programmed level may be inferred by measuring the current going through the cell.
Thus, the programmed level may be obtained by simultaneously comparing the conducted current with a given set of fixed currents distinguishing between all programmed levels. In other words, each cell's programmed level is determined by simultaneously comparing the VT level against several decision threshold levels (reading thresholds). For example, if there are eight (8) possible programmed levels, the cell's VT is simultaneously compared against seven decision threshold levels which divide the voltage axis into eight (8) regions, as shown in
In general, if there are L possible program levels, then L-1 decision threshold levels are employed. As the probability distributions extend beyond the decision threshold levels, there is a probability of detection error, i.e. detecting the wrong program level. In order to minimize the detection error, one wishes to set the decision threshold levels optimally. The optimal placement of the decision thresholds levels in terms of minimizing the detection error probability generally depends on the probability distribution associated with the VT level of the cells. The statistical behavior of the cells' VT level can be approximated by Gaussian distributions. The optimal placement of the reading threshold for the Gaussian case is a known function, as described e.g. in the above-referenced publication by Proakis, of the means and standard deviations (STDs) of the Gaussian distributions. In other words, knowledge of good decision thresholds (assuming the Gaussian assumption is correct) is possible if the means and standard deviations of the cells' VT distributions are known.
Since the means and standard deviations of the probability distributions change as a result of cycling and retention, it is not clear how to set the decision thresholds when attempting to read a given page storing information. Setting the decision thresholds to the optimal position corresponding to a fresh flash device might show acceptable performance only if the page was recently programmed and not retained for a significant amount of time. Similarly, setting the decision thresholds to fit a device which was cycled 1000 times and retained for 10 years might not work, i.e. cause too many detection errors, if the page in question was recently written to a non-cycled flash device.
This situation calls for a training stage in which the flash device's controller learns the “state” of the page/block and determines a set of decision thresholds which will yield preferably as little detection errors as possible when used to read the page. One method for performing training involves estimating the state of the flash device from the data bearing cells themselves in order to deduce appropriate reading thresholds without any a-priori knowledge of the data stored in these cells.
The training procedures mentioned above could be performed prior to the reading of every page. In some applications, this approach might turn out expensive in terms of a system's resources. It is therefore important to find ways in which the training procedure comes into play less frequently. One such way, which utilizes a data base of previously obtained training information is described herein.
Certain embodiments of the present invention allow generation of reading threshold values for use when reading data from cells of a flash memory device, without incurring any penalty in terms of a reduction in the number of available cells used for storing data (e.g., without using a “training-sequence”). This is done by employing a “blind” training method in which the probability distributions of the cells' VT level is estimated based on the actual data bearing cells, whose actual content is in general unknown to the controller. Estimation of the probability distribution of each program level is done by successive read operations which are carried out over the entire page (or a large part thereof) in an appropriate voltage interval. The results of the read operations are translated into an approximate histogram of VT levels corresponding to a specific program level, and the probability distribution is estimated based on this histogram. Certain embodiments of this invention also include some refinements which allow to trade-off complexity vs. performance, as well as to improve performance in the presence of certain types of non-Gaussian statistics.
Other embodiments of this invention include the usage of a threshold history data base which keeps a list of previously obtained reading thresholds. The data base is organized and used based on the assumption that distinct erase blocks with a similar degradation state, i.e. with a similar cycling counter and similar duration of retention, behave statistically the same. This implies that thresholds which exist in the data base and which were obtained from a certain block with certain degradation characteristics can be used to successfully read another page within another erase block which has undergone similar degradation.
According to certain embodiments, a method for evaluating the unknown degradation state of a first erase block based on certain characteristics indicative of degradation, such as but not limited to cycling index and retention duration, is provided. The first erase block is matched with a second erase block sharing the same characteristics, whose degradation state is known. If the two erase blocks share the same characteristics, the known degradation state of the second is taken to be the degradation state of the first.
For clarity, the specification and drawings at times relate specifically to a flash memory device where each cell has eight (8) possible charge levels (or program levels), thus storing 3 bits per cell. It is appreciated however that certain embodiments of this invention are also applicable to flash devices with less or more charge levels. The page to be read has typically been written to a flash device after an unknown number of program/erase cycles, and the data in the page has been retained for an unknown period of time. Denote the number of cells in the page by Nc. Denote the means of the cells' VT level distributions by μ1, μ2 . . . , μ8, where the index 1 corresponds to the erase level, index 2 corresponds to the program level closest to the erased state, and so on. Furthermore, denote by σ1, σ2, . . . , σ8, the standard deviations (STDs) of these distributions, respectively. Finally, denote by T1, T2 . . . , T7, the reading thresholds which are to be used for reading the page. An approximation to the optimal reading thresholds is given by the following formulae, e.g. as described herein in
Fine Estimation of the Mean and standard deviation of the Highest Program Level, according to certain embodiments of the present invention, is now described in detail.
In one embodiment of the present invention, the mean and standard deviation of the probability distribution of the VT level of the cells programmed to the highest program level are estimated e.g. as illustrated herein in
The flash device typically supports a read operation in which the threshold levels of all the cells in a given page are compared simultaneously against some fixed voltage. Specifically, if the read operation is given a voltage V0, then each cell which conducts current after applying this voltage to its gate is read as 1, and each cell which does not conduct current is read as 0.
Several such read operations can be performed successively with a sequence of voltages which span the interval [VL, VR] e.g. as shown in
VL, VL+dV, VL+2dV, VL+3dV, . . . , VR
e.g. as shown in
Once these read operations are done, it is possible to obtain a sampled histogram of the threshold voltages in the voltage range. Assume that VR−VL=M*dV, where M is an integer, and let H(m), m=1, 2, . . . , M, be the sampled histogram of the threshold voltage, i.e. H(1) holds the number of cells whose threshold voltage lies in the interval [VL, VL+dV], H(2) holds the number of cells whose threshold voltage lies in the interval [VL+dV, VL+2*dV) and so on. Finally, H(M) holds the number of cells whose threshold voltage lies in the interval [VL+(M−1)*dV, VR]. Also, for future reference, denote by A(m), m=1, 2, . . . , M, the sequence of center points of the histogram's intervals, i.e., A (m)=VL+(m−½)*dV, e.g. as shown in
Next, if the page in question belongs to a fresh block, it is expected that the sequence H(m) will exhibit two local maxima corresponding to the two highest program levels (see solid curve in
In order to estimate the mean and standard deviation of the highest program level, a subset of histogram values is identified, which corresponds to the highest program level. This is done by searching for the first bin from the right at which a local maximum is attained. Regardless of the state of the flash device in question, the first significant maximum from the right will always correspond to the highest program level, e.g. as shown in
Once the maximizing bin is identified, several bins may be taken from either side of that bin and accounted for as belonging to cells in the highest program level. Denote by m* the first bin index from the right at which the histogram posses a local maximum. Then, e.g. as shown in
where NB is chosen on the one hand to guarantee that all the distribution mass of the highest program level is accounted for, and on the other hand to prevent penetration of cells from lower program levels into the computation. The term
accounts for the quantization noise stemming from the sampling of the histogram.
Fine Estimation of the Mean and standard deviation of the Intermediate program Levels according to certain embodiments of the present invention, is now described in detail.
In one embodiment of the present invention, the means and standard deviations of the remaining program levels can be estimated as described hereinabove. To this end, one can define appropriate intervals [VL(i)), VR(i)], i=1, 2, . . . for each program level and repeat the procedure described herein.
As opposed to the case of the highest program level, it is not always clear that such intervals exist which prevent ambiguity in identifying the part of the histogram which relates to the desired program level. This situation is illustrated in
Coarse Estimation of the Mean and standard deviation of the Intermediate Program Levels according to certain embodiments of the present invention, is now described in detail.
In some applications, fine estimation of the means and standard deviations of all the program levels with the procedure described hereinabove is prohibitively expensive in terms of the number of flash read operations employed to obtain the histograms. One way to alleviate the complexity is by using the fine estimation procedure only for a subset of the program levels.
In one embodiment, the means and standard deviations of program levels 2, 4, 6, and 8 are estimated finely as described hereinabove, and the remaining means and standard deviations are interpolated from the former. The means and standard deviations can be linearly interpolated by:
e.g. as shown in
Methods for coping with certain types of non-Gaussian statistics according to certain embodiments of the present invention, are now described in detail.
In some situations, the Gaussian assumption regarding the probability distribution of the threshold voltage of the cells is not valid. In such cases, the formulae used to compute the decision thresholds is no longer close to optimal. It is known, as described e.g. in the above-referenced publication by Proakis, that the optimal reading thresholds should be placed precisely at the intersection point of the probability distributions corresponding to adjacent program levels. Alternatively, decision thresholds are computed, in which the intersection points are approximated by the voltage at which the histogram attains its minimal value. This can be achieved by defining new search intervals and obtaining the histogram as described hereinabove. The histogram can then be searched for the minimum, e.g. as shown in
Methods for reducing the overhead of read operations from the flash device according to certain embodiments of the present invention, are now described in detail and are shown in
Although the highest program level is used herein as an example for the possible benefit of this approach, this approach can be beneficial whenever read operations are used to estimate the means and standard deviations as described hereinabove.
Methods for ensuring uniform spreading of cells across program levels according to certain embodiments of the present invention, are now described in detail.
The accuracy of estimating the mean and standard deviation of the threshold distribution of a program level as described hereinabove depends on the number of cells which occupy this level. The more cells are programmed to a certain program level, the more accurate the mean and standard deviation estimation is. Since the data stored in the flash device is arbitrary, it may well be that the program levels of a particular page within a flash device are all the same, or that certain program levels are only scarcely occupied. This situation, unless changed, can cause inaccuracies in the estimation procedure, because the estimation might be based on too little cells. Such inaccuracies might be too high to the degree that the resulting reading thresholds will yield many detection errors and the error correcting code will fail. This situation may be circumvented by employing a scrambler on the data bits which are to be stored in the flash device and a descrambler on the bits which are read from the flash (unit 2200 of
Methods for preventing misidentification of local maximum corresponding to desired program level according to certain embodiments of the present invention, are now described in detail.
The procedure described hereinabove for finding the lobe corresponding to the estimated program level by searching for the first maximum from the right hinges on the assumption that the histogram H(m) does not exhibit any other local maxima to the right of the desired lobe. In situations where a local maximum does exist due to some fluctuating behavior in a small set of cells, this assumption does not hold. This situation might introduce a dramatic estimation error causing the reading threshold to be wrongly placed and the entire reading process to fail. In order to prevent misidentification of the lobe corresponding to the estimated program level, the search for the maximum may be modified as follows. Upon identifying a local maximum in the histogram, the number of cells which lie to the right of this maximum is tested (
Methods for maintaining a threshold history table to reduce the number of training procedures according to certain embodiments of the present invention, are now described in detail and are shown e.g. in
The training procedures described hereinabove can be performed whenever it is difficult or impossible to determine reading thresholds which yield a sufficiently low bit error count, thus enabling the error correcting mechanism to recover the encoded data correctly. As mentioned above, performing these training procedures for each page in an erase sector might be prohibitively complex and/or might consume too much of the overall system's resources. For this reason, it is important to be able to determine appropriate reading thresholds without resorting to training.
In one embodiment of the present invention, reading thresholds of a certain page in a certain erase sector are stored in a data base and retrieved later on when reading successive pages of the same erase sector or other erase sectors. In one embodiment, a threshold history table (or data base) is structured as depicted in
Each entry in the table comprises threshold information pertaining to a set of physical rows in the flash device. The set of rows associated with a particular row entry comprises of all the rows in the flash device sharing some common features, namely:
It is assumed that a pair of rows having the same row index but residing in distinct erase sectors who share the same cycle count and retention period will behave the same in the sense that reading thresholds which are appropriate for the former row will also be appropriate for the latter. Each row entry includes reading thresholds which are organized in three data structures corresponding to the number of bits programmed to each cell in the row (BPC). A suitable structure of each set of thresholds is portrayed in
The threshold set for the case where only the MSB bit is programmed includes only one MSB reading threshold. When two bits are programmed to each cell, a set of three thresholds is employed to read both the MSB and the CSB bit. Finally, seven thresholds are employed to read all the bits when MSB, CSB, and LSB bits are programmed. As reference, the thresholds marked in
In one embodiment of the present invention, e.g. as shown in
In one embodiment of the present invention, e.g. as shown in
Step 2000: Estimate a mean and standard deviation of a 2nd physical level over at least a portion of at least one flash memory page
Step 2010: Estimate a mean and standard deviation of a 3rd physical level over at least a portion of at least one flash memory page
Step 2020: Estimate a mean and standard deviation of a first physical level residing above the 2nd physical level and below the 3rd physical level by interpolating between previously found means and standard deviations of the 2nd and 3rd levels.
Step 2110: receive a first centerpoint of a rightmost lobe of a distribution of physical values within the cells of a new flash memory device and a second centerpoint of a rightmost lobe of a distribution of physical values within the cells of an entirely degraded flash memory device
Step 2120: generate a histogram representing distribution of physical values within the cells of an individual erase sector in a flash memory which has undergone retention and cycling, over a range extending at least between the second and first centerpoints
Step 2130: compute at least one statistic of a rightmost lobe of the histogram thereby assessing effects of retention and cycling on the individual erase sector.
It is appreciated that software components of the present invention including programs and data may, if desired, be implemented in ROM (read only memory) form including CD-ROMs, EPROMs and EEPROMs, or may be stored in any other suitable computer-readable medium such as but not limited to disks of various kinds, cards of various kinds and RAMs. Components described herein as software may, alternatively, be implemented wholly or partly in hardware, if desired, using conventional techniques.
Included in the scope of the present invention, inter alia, are electromagnetic signals carrying computer-readable instructions for performing any or all of the steps of any of the methods shown and described herein, in any suitable order; machine-readable instructions for performing any or all of the steps of any of the methods shown and described herein, in any suitable order; program storage devices readable by machine, tangibly embodying a program of instructions executable by the machine to perform any or all of the steps of any of the methods shown and described herein, in any suitable order; a computer program product comprising a computer useable medium having computer readable program code having embodied therein, and/or including computer readable program code for performing, any or all of the steps of any of the methods shown and described herein, in any suitable order; any technical effects brought about by any or all of the steps of any of the methods shown and described herein, when performed in any suitable order; any suitable apparatus or device or combination of such, programmed to perform, alone or in combination, any or all of the steps of any of the methods shown and described herein, in any suitable order; information storage devices or physical records, such as disks or hard drives, causing a computer or other device to be configured so as to carry out any or all of the steps of any of the methods shown and described herein, in any suitable order; a program pre-stored e.g. in memory or on an information network such as the Internet, before or after being downloaded, which embodies any or all of the steps of any of the methods shown and described herein, in any suitable order, and the method of uploading or downloading such, and a system including server/s and/or client/s for using such; and hardware which performs any or all of the steps of any of the methods shown and described herein, in any suitable order, either alone or in conjunction with software.
Certain operations are described herein as occurring in the microcontroller internal to a flash memory device. Such description is intended to include operations which may be performed by hardware which may be associated with the microcontroller such as peripheral hardware on a chip on which the microcontroller may reside. It is also appreciated that some or all of these operations, in any embodiment, may alternatively be performed by the external, host-flash memory device interface controller including operations which may be performed by hardware which may be associated with the interface controller such as peripheral hardware on a chip on which the interface controller may reside. Finally it is appreciated that the internal and external controllers may each physically reside on a single hardware device, or alternatively on several operatively associated hardware devices.
Any data described as being stored at a specific location in memory may alternatively be stored elsewhere, in conjunction with an indication of the location in memory with which the data is associated. For example, instead of storing page- or erase-sector-specific information within a specific page or erase sector, the same may be stored within the flash memory device's internal microcontroller or within a microcontroller interfacing between the flash memory device and the host, and an indication may be stored of the specific page or erase sector associated with the cells.
It is appreciated that the teachings of the present invention can, for example, be implemented by suitably modifying, or interfacing externally with, flash controlling apparatus. The flash controlling apparatus controls a flash memory array and may comprise either a controller external to the flash array or a microcontroller on-board the flash array or otherwise incorporated therewithin. Examples of flash memory arrays include Samsung's K9XXG08UXM series, Hynix' HY27UK08BGFM Series, Micron's MT29F64G08TAAWP or other arrays such as but not limited to NOR or phase change memory. Examples of controllers which are external to the flash array they control include STMicroelectrocincs's ST7265x microcontroller family, STMicroelectrocincs's ST72681 microcontroller, and SMSC's USB97C242, Traspan Technologies' TS-4811, Chipsbank CBM2090/CBM1190. Example of commercial IP software for Flash file systems are: Denali's Spectra™ NAND Flash File System, Aarsan's NAND Flash Controller IP Core and Arasan's NAND Flash File System. It is appreciated that the flash controller apparatus need not be NAND-type and can alternatively, for example, be NOR-type or phase change memory-type.
Flash controlling apparatus, whether external or internal to the controlled flash array, typically includes the following components: a Memory Management/File system, a NAND interface (or other flash memory array interface), a Host Interface (USB, SD or other), error correction circuitry (ECC) typically comprising an Encoder and matching decoder, and a control system managing all of the above. The present invention may for example interface with or modify, as per any of the embodiments described herein, one, some or all of the above components.
Features of the present invention which are described in the context of separate embodiments may also be provided in combination in a single embodiment. Conversely, features of the invention, including method steps, which are described for brevity in the context of a single embodiment or in a certain order may be provided separately or in any suitable subcombination or in a different order. “e.g.” is used herein in the sense of a specific example which is not intended to be limiting.
This application is a National Phase of PCT International Application No. PCT/IL2008/001232, entitled “SYSTEM AND METHODS EMPLOYING MOCK THRESHOLDS TO GENERATE ACTUAL READING THRESHOLDS IN FLASH MEMORY DEVICE”, International Filing Date Sep. 17, 2008, published on Jun. 11, 2009 as International Publication No. WO 2009/072102, which in turn claims priority from U.S. Provisional Application No. 61/129,608, filed Jul. 8, 2008, U.S. Provisional Application No. 60/996,782, filed Dec. 5, 2007, U.S. Provisional Application No. 61/064,853, filed Mar. 31, 2008, U.S. Provisional Application No. 61/006,805, filed Jan. 31, 2008, U.S. Provisional Application No. 61/071,465, filed Apr. 30, 2008, all of which are incorporated herein by reference in their entirety. Other co-pending applications include: U.S. Provisional Application No. 60/960,207, filed Sep. 20, 2007 and entitled “Systems and Methods for Coupling Detection in Flash Memory”, U.S. Provisional Application No. 61/071,467, filed Apr. 30, 2008 and entitled “Improved Systems and Methods for Determining Logical Values of Coupled Flash Memory Cells”, U.S. Provisional Application No. 60/960,943, filed Oct. 22, 2007 and entitled “Systems and methods to reduce errors in Solid State Disks and Large Flash Devices” and U.S. Provisional Application No. 61/071,469, filed Apr. 30, 2008 and entitled “Systems and Methods for Averaging Error Rates in Non-Volatile Devices and Storage Systems”, U.S. Provisional Application No. 60/996,027, filed Oct. 25, 2007 and entitled “Systems and Methods for Coping with Variable Bit Error Rates in Flash Devices”, U.S. Provisional Application No. 61/071,466, filed Apr. 30, 2008 and entitled “Systems and Methods for Multiple Coding Rates in Flash Devices”, U.S. Provisional Application No. 61/006,120, filed Dec. 19, 2007 and entitled “Systems and Methods for Coping with Multi Stage Decoding in Flash Devices”, U.S. Provisional Application No. 61/071,464, filed Apr. 30, 2008 and entitled “A Decoder Operative to Effect A Plurality of Decoding Stages Upon Flash Memory Data and Methods Useful in Conjunction Therewith”, U.S. Provisional Application No. 61/006,385, filed Jan. 10, 2008 and entitled “A System for Error Correction Encoder and Decoder Using the Lee Metric and Adapted to Work on Multi-Level Physical Media”, U.S. Provisional Application No. 61/064,995, filed Apr. 8, 2008 and entitled “Systems and Methods for Error Correction and Decoding on Multi-Level Physical Media”, U.S. Provisional Application No. 60/996,948, filed Dec. 12, 2007 and entitled “Low Power BCH/RS Decoding: a Low Power Chien-Search Implementation”, U.S. Provisional Application No. 61/071,487, filed May 1, 2008 and entitled “Chien-Search System Employing a Clock-Gating Scheme to Save Power for Error Correction Decoder and other Applications”, U.S. Provisional Application No. 61/071,468, filed Apr. 30, 2008 and entitled “A Low Power Chien-Search Based BCH/RS Recoding System for Flash Memory, Mobile Communications Devices and Other Applications”, U.S. Provisional Application No. 61/006,806, filed Jan. 31, 2008 and entitled “Systems and Methods for using a Erasure Coding in Flash memory”, U.S. Provisional Application No. 61/071,486, filed May 1, 2008 and entitled “Systems and Methods for Handling Immediate Data Errors in Flash Memory”, U.S. Provisional Application No. 61/006,078, filed Dec. 18, 2007 and entitled “Systems and Methods for Multi Rate Coding in Multi Level Flash Devices”, U.S. Provisional Application No. 61/064,923, filed Apr. 30, 2008 and entitled “Apparatus For Coding At A Plurality Of Rates In Multi-Level Flash Memory Systems. And Methods Useful In Conjunction Therewith”, U.S. Provisional Application No. 61/064,760, filed Mar. 25, 2008 and entitled “Hardware efficient implementation of rounding in fixed-point arithmetic”, U.S. Provisional Application No. 61/071,404, filed Apr. 28, 2008 and entitled “Apparatus and Methods for Hardware-Efficient Unbiased Rounding”, U.S. Provisional Application No. 61/136,234, filed Aug. 20, 2008 and entitled “A Method Of Reprogramming A Non-Volatile Memory Device Without Performing An Erase Operation”, U.S. Provisional Application No. 61/129,414, filed Jun. 25, 2008 and entitled “Improved Programming Speed in Flash Devices Using Adaptive Programming”, and several other co-pending patent applications being filed concurrently (same day).
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/IL2008/001232 | 9/17/2008 | WO | 00 | 10/18/2009 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2009/072102 | 6/11/2009 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
4430701 | Christian et al. | Feb 1984 | A |
4463375 | Macovski | Jul 1984 | A |
4584686 | Fritze | Apr 1986 | A |
4589084 | Fling et al. | May 1986 | A |
4777589 | Boettner et al. | Oct 1988 | A |
4866716 | Weng | Sep 1989 | A |
5003597 | Merkle | Mar 1991 | A |
5077737 | Leger et al. | Dec 1991 | A |
5297153 | Baggen et al. | Mar 1994 | A |
5305276 | Uenoyama | Apr 1994 | A |
5592641 | Doyle et al. | Jan 1997 | A |
5623620 | Fandrich et al. | Apr 1997 | A |
5640529 | Hasbun | Jun 1997 | A |
5657332 | Auclair et al. | Aug 1997 | A |
5663901 | Harari et al. | Sep 1997 | A |
5724538 | Bryg et al. | Mar 1998 | A |
5729490 | Calligaro et al. | Mar 1998 | A |
5740395 | Hasbun et al. | Apr 1998 | A |
5745418 | Hu et al. | Apr 1998 | A |
5778430 | Giovannetti et al. | Jul 1998 | A |
5793774 | Usui et al. | Aug 1998 | A |
5920578 | Zook et al. | Jul 1999 | A |
5926409 | Engh et al. | Jul 1999 | A |
5933368 | Hu et al. | Aug 1999 | A |
5956268 | Lee | Sep 1999 | A |
5956473 | Hu et al. | Sep 1999 | A |
5968198 | Balachandran | Oct 1999 | A |
5982659 | Irrinki et al. | Nov 1999 | A |
6011741 | Harari et al. | Jan 2000 | A |
6016275 | Han | Jan 2000 | A |
6038634 | Ji et al. | Mar 2000 | A |
6081878 | Estakhri et al. | Jun 2000 | A |
6094465 | Stein et al. | Jul 2000 | A |
6119245 | Hiratsuka | Sep 2000 | A |
6182261 | Haller et al. | Jan 2001 | B1 |
6192497 | Yang et al. | Feb 2001 | B1 |
6195287 | Hirano | Feb 2001 | B1 |
6199188 | Shen et al. | Mar 2001 | B1 |
6209114 | Wolf et al. | Mar 2001 | B1 |
6259627 | Wong | Jul 2001 | B1 |
6272052 | Miyauchi | Aug 2001 | B1 |
6278633 | Wong et al. | Aug 2001 | B1 |
6279133 | Vafai et al. | Aug 2001 | B1 |
6301151 | Engh et al. | Oct 2001 | B1 |
6370061 | Yachareni et al. | Apr 2002 | B1 |
6374383 | Weng | Apr 2002 | B1 |
6504891 | Chevallier | Jan 2003 | B1 |
6532169 | Mann et al. | Mar 2003 | B1 |
6532556 | Wong et al. | Mar 2003 | B1 |
6553533 | Demura et al. | Apr 2003 | B2 |
6560747 | Weng | May 2003 | B1 |
6637002 | Weng et al. | Oct 2003 | B1 |
6639865 | Kwon | Oct 2003 | B2 |
6674665 | Mann et al. | Jan 2004 | B1 |
6675281 | Oh et al. | Jan 2004 | B1 |
6704902 | Shinbashi et al. | Mar 2004 | B1 |
6751766 | Guterman et al. | Jun 2004 | B2 |
6772274 | Estakhri | Aug 2004 | B1 |
6781910 | Smith | Aug 2004 | B2 |
6792569 | Cox et al. | Sep 2004 | B2 |
6873543 | Smith et al. | Mar 2005 | B2 |
6891768 | Smith et al. | May 2005 | B2 |
6914809 | Hilton et al. | Jul 2005 | B2 |
6915477 | Gollamudi et al. | Jul 2005 | B2 |
6952365 | Gonzalez et al. | Oct 2005 | B2 |
6961890 | Smith | Nov 2005 | B2 |
6968421 | Conley | Nov 2005 | B2 |
6990012 | Smith et al. | Jan 2006 | B2 |
6996004 | Fastow et al. | Feb 2006 | B1 |
6999854 | Roth | Feb 2006 | B2 |
7010739 | Feng et al. | Mar 2006 | B1 |
7012835 | Gonzalez et al. | Mar 2006 | B2 |
7038950 | Hamilton et al. | May 2006 | B1 |
7068539 | Guterman et al. | Jun 2006 | B2 |
7079436 | Perner et al. | Jul 2006 | B2 |
7149950 | Spencer et al. | Dec 2006 | B2 |
7177977 | Chen et al. | Feb 2007 | B2 |
7188228 | Chang et al. | Mar 2007 | B1 |
7191379 | Adelmann et al. | Mar 2007 | B2 |
7196946 | Chen et al. | Mar 2007 | B2 |
7203874 | Roohparvar | Apr 2007 | B2 |
7212426 | Park et al | May 2007 | B2 |
7290203 | Emma et al. | Oct 2007 | B2 |
7292365 | Knox | Nov 2007 | B2 |
7301928 | Nakabayashi et al. | Nov 2007 | B2 |
7315916 | Bennett et al. | Jan 2008 | B2 |
7388781 | Litsyn et al. | Jun 2008 | B2 |
7395404 | Gorobets et al. | Jul 2008 | B2 |
7441067 | Gorobets et al. | Oct 2008 | B2 |
7443729 | Li et al. | Oct 2008 | B2 |
7450425 | Aritome | Nov 2008 | B2 |
7454670 | Kim et al. | Nov 2008 | B2 |
7466575 | Shalvi et al. | Dec 2008 | B2 |
7533328 | Alrod et al. | May 2009 | B2 |
7558109 | Brandman et al. | Jul 2009 | B2 |
7593263 | Sokolov et al. | Sep 2009 | B2 |
7610433 | Randell et al. | Oct 2009 | B2 |
7613043 | Cornwell et al. | Nov 2009 | B2 |
7619922 | Li et al. | Nov 2009 | B2 |
7697326 | Sommer et al. | Apr 2010 | B2 |
7706182 | Shalvi et al. | Apr 2010 | B2 |
7716538 | Gonzalez et al. | May 2010 | B2 |
7804718 | Kim | Sep 2010 | B2 |
7805663 | Brandman et al. | Sep 2010 | B2 |
7805664 | Yang et al. | Sep 2010 | B1 |
7844877 | Litsyn et al. | Nov 2010 | B2 |
7911848 | Eun et al. | Mar 2011 | B2 |
7961797 | Yang et al. | Jun 2011 | B1 |
7975192 | Sommer et al. | Jul 2011 | B2 |
8020073 | Emma et al. | Sep 2011 | B2 |
8108590 | Chow et al. | Jan 2012 | B2 |
8122328 | Liu et al. | Feb 2012 | B2 |
8159881 | Yang | Apr 2012 | B2 |
8190961 | Yang et al. | May 2012 | B1 |
8250324 | Haas et al. | Aug 2012 | B2 |
8300823 | Bojinov et al. | Oct 2012 | B2 |
8305812 | Levy et al. | Nov 2012 | B2 |
8327246 | Weingarten et al. | Dec 2012 | B2 |
8407560 | Ordentlich et al. | Mar 2013 | B2 |
8417893 | Khmelnitsky et al. | Apr 2013 | B2 |
20010034815 | Dugan et al. | Oct 2001 | A1 |
20020063774 | Hillis et al. | May 2002 | A1 |
20020085419 | Choi et al. | Jul 2002 | A1 |
20020154769 | Petersen et al. | Oct 2002 | A1 |
20020156988 | Sekibe et al. | Oct 2002 | A1 |
20020174156 | Birru et al. | Nov 2002 | A1 |
20030014582 | Nakanishi | Jan 2003 | A1 |
20030065876 | Lasser | Apr 2003 | A1 |
20030101404 | Zhao et al. | May 2003 | A1 |
20030105620 | Bowen | Jun 2003 | A1 |
20030177300 | Jeong et al. | Sep 2003 | A1 |
20030192007 | Miller et al. | Oct 2003 | A1 |
20040015771 | Lasser et al. | Jan 2004 | A1 |
20040030971 | Shibata et al. | Feb 2004 | A1 |
20040059768 | Denk et al. | Mar 2004 | A1 |
20040080985 | Chang et al. | Apr 2004 | A1 |
20040153722 | Lee | Aug 2004 | A1 |
20040153817 | Chevallier et al. | Aug 2004 | A1 |
20040181735 | Xin | Sep 2004 | A1 |
20040203591 | Lee | Oct 2004 | A1 |
20040210706 | In et al. | Oct 2004 | A1 |
20050013165 | Ban | Jan 2005 | A1 |
20050018482 | Cemea et al. | Jan 2005 | A1 |
20050083735 | Chen et al. | Apr 2005 | A1 |
20050117401 | Chen et al. | Jun 2005 | A1 |
20050120265 | Pline et al. | Jun 2005 | A1 |
20050128811 | Kato et al. | Jun 2005 | A1 |
20050138533 | Le-Bars et al. | Jun 2005 | A1 |
20050144213 | Simkins et al. | Jun 2005 | A1 |
20050144368 | Chung et al. | Jun 2005 | A1 |
20050169057 | Shibata et al. | Aug 2005 | A1 |
20050172179 | Brandenberger et al. | Aug 2005 | A1 |
20050213393 | Lasser | Sep 2005 | A1 |
20050243626 | Ronen | Nov 2005 | A1 |
20060059406 | Micheloni et al. | Mar 2006 | A1 |
20060059409 | Lee | Mar 2006 | A1 |
20060064537 | Oshima | Mar 2006 | A1 |
20060101193 | Murin | May 2006 | A1 |
20060195651 | Estakhri et al. | Aug 2006 | A1 |
20060203587 | Li et al. | Sep 2006 | A1 |
20060221692 | Chen | Oct 2006 | A1 |
20060248434 | Radke et al. | Nov 2006 | A1 |
20060268608 | Noguchi et al. | Nov 2006 | A1 |
20060282411 | Fagin et al. | Dec 2006 | A1 |
20060284244 | Forbes et al. | Dec 2006 | A1 |
20060294312 | Walmsley | Dec 2006 | A1 |
20070025157 | Wan et al. | Feb 2007 | A1 |
20070063180 | Asano et al. | Mar 2007 | A1 |
20070081388 | Joo | Apr 2007 | A1 |
20070098069 | Gordon | May 2007 | A1 |
20070103992 | Sakui et al. | May 2007 | A1 |
20070104004 | So et al. | May 2007 | A1 |
20070109858 | Conley et al. | May 2007 | A1 |
20070124652 | Litsyn et al. | May 2007 | A1 |
20070140006 | Chen et al. | Jun 2007 | A1 |
20070143561 | Gorobets | Jun 2007 | A1 |
20070150694 | Chang et al. | Jun 2007 | A1 |
20070168625 | Cornwell et al. | Jul 2007 | A1 |
20070171714 | Wu et al. | Jul 2007 | A1 |
20070171730 | Ramamoorthy et al. | Jul 2007 | A1 |
20070180346 | Murin | Aug 2007 | A1 |
20070223277 | Tanaka et al. | Sep 2007 | A1 |
20070226582 | Tang et al. | Sep 2007 | A1 |
20070226592 | Radke | Sep 2007 | A1 |
20070228449 | Takano et al. | Oct 2007 | A1 |
20070253249 | Kang et al. | Nov 2007 | A1 |
20070253250 | Shibata et al. | Nov 2007 | A1 |
20070263439 | Cornwell et al. | Nov 2007 | A1 |
20070266291 | Toda et al. | Nov 2007 | A1 |
20070271494 | Gorobets | Nov 2007 | A1 |
20070297226 | Mokhlesi | Dec 2007 | A1 |
20080010581 | Alrod et al. | Jan 2008 | A1 |
20080028014 | Hilt et al. | Jan 2008 | A1 |
20080049497 | Mo | Feb 2008 | A1 |
20080055989 | Lee et al. | Mar 2008 | A1 |
20080082897 | Brandman et al. | Apr 2008 | A1 |
20080092026 | Brandman et al. | Apr 2008 | A1 |
20080104309 | Cheon et al. | May 2008 | A1 |
20080112238 | Kim et al. | May 2008 | A1 |
20080116509 | Harari et al. | May 2008 | A1 |
20080126686 | Sokolov et al. | May 2008 | A1 |
20080127104 | Li et al. | May 2008 | A1 |
20080128790 | Jung | Jun 2008 | A1 |
20080130341 | Shalvi et al. | Jun 2008 | A1 |
20080137413 | Kong et al. | Jun 2008 | A1 |
20080137414 | Park et al. | Jun 2008 | A1 |
20080141043 | Flynn et al. | Jun 2008 | A1 |
20080148115 | Sokolov et al. | Jun 2008 | A1 |
20080158958 | Shalvi et al. | Jul 2008 | A1 |
20080159059 | Moyer | Jul 2008 | A1 |
20080162079 | Astigarraga et al. | Jul 2008 | A1 |
20080168216 | Lee | Jul 2008 | A1 |
20080168320 | Cassuto et al. | Jul 2008 | A1 |
20080181001 | Shalvi | Jul 2008 | A1 |
20080198650 | Shalvi et al. | Aug 2008 | A1 |
20080198652 | Shalvi et al. | Aug 2008 | A1 |
20080201620 | Gollub | Aug 2008 | A1 |
20080209114 | Chow et al. | Aug 2008 | A1 |
20080219050 | Shalvi et al. | Sep 2008 | A1 |
20080225599 | Chae | Sep 2008 | A1 |
20080250195 | Chow et al. | Oct 2008 | A1 |
20080263262 | Sokolov et al. | Oct 2008 | A1 |
20080282106 | Shalvi et al. | Nov 2008 | A1 |
20080285351 | Shlick et al. | Nov 2008 | A1 |
20080301532 | Uchikawa et al. | Dec 2008 | A1 |
20090024905 | Shalvi et al. | Jan 2009 | A1 |
20090027961 | Park et al. | Jan 2009 | A1 |
20090043951 | Shalvi et al. | Feb 2009 | A1 |
20090046507 | Aritome | Feb 2009 | A1 |
20090072303 | Prall et al. | Mar 2009 | A9 |
20090091979 | Shalvi | Apr 2009 | A1 |
20090103358 | Sommer et al. | Apr 2009 | A1 |
20090106485 | Anholt | Apr 2009 | A1 |
20090113275 | Chen et al. | Apr 2009 | A1 |
20090125671 | Flynn | May 2009 | A1 |
20090132755 | Radke | May 2009 | A1 |
20090144598 | Yoon et al. | Jun 2009 | A1 |
20090144600 | Perlmutter et al. | Jun 2009 | A1 |
20090150599 | Bennett | Jun 2009 | A1 |
20090150748 | Egner et al. | Jun 2009 | A1 |
20090157964 | Kasorla et al. | Jun 2009 | A1 |
20090158126 | Perlmutter et al. | Jun 2009 | A1 |
20090168524 | Golov et al. | Jul 2009 | A1 |
20090187803 | Anholt et al. | Jul 2009 | A1 |
20090199074 | Sommer | Aug 2009 | A1 |
20090213653 | Perlmutter et al. | Aug 2009 | A1 |
20090213654 | Perlmutter et al. | Aug 2009 | A1 |
20090228761 | Perlmutter et al. | Sep 2009 | A1 |
20090240872 | Perlmutter et al. | Sep 2009 | A1 |
20090282185 | Van Cauwenbergh | Nov 2009 | A1 |
20090282186 | Mokhlesi et al. | Nov 2009 | A1 |
20090287930 | Nagaraja | Nov 2009 | A1 |
20090300269 | Radke et al. | Dec 2009 | A1 |
20090323942 | Sharon et al. | Dec 2009 | A1 |
20100005270 | Jiang | Jan 2010 | A1 |
20100025811 | Bronner et al. | Feb 2010 | A1 |
20100030944 | Hinz | Feb 2010 | A1 |
20100058146 | Weingarten et al. | Mar 2010 | A1 |
20100064096 | Weingarten et al. | Mar 2010 | A1 |
20100088557 | Weingarten et al. | Apr 2010 | A1 |
20100091535 | Sommer et al. | Apr 2010 | A1 |
20100095186 | Weingarten | Apr 2010 | A1 |
20100110787 | Shalvi et al. | May 2010 | A1 |
20100115376 | Shalvi et al. | May 2010 | A1 |
20100122113 | Weingarten et al. | May 2010 | A1 |
20100124088 | Shalvi et al. | May 2010 | A1 |
20100131580 | Kanter et al. | May 2010 | A1 |
20100131806 | Weingarten et al. | May 2010 | A1 |
20100131809 | Katz | May 2010 | A1 |
20100131826 | Shalvi et al. | May 2010 | A1 |
20100131827 | Sokolov et al. | May 2010 | A1 |
20100131831 | Weingarten et al. | May 2010 | A1 |
20100146191 | Katz | Jun 2010 | A1 |
20100146192 | Weingarten et al. | Jun 2010 | A1 |
20100149881 | Lee et al. | Jun 2010 | A1 |
20100172179 | Gorobets et al. | Jul 2010 | A1 |
20100174853 | Lee et al. | Jul 2010 | A1 |
20100180073 | Weingarten et al. | Jul 2010 | A1 |
20100199149 | Weingarten et al. | Aug 2010 | A1 |
20100211724 | Weingarten | Aug 2010 | A1 |
20100211833 | Weingarten | Aug 2010 | A1 |
20100211856 | Weingarten | Aug 2010 | A1 |
20100241793 | Sugimoto et al. | Sep 2010 | A1 |
20100246265 | Moschiano et al. | Sep 2010 | A1 |
20100251066 | Radke | Sep 2010 | A1 |
20100253555 | Weingarten et al. | Oct 2010 | A1 |
20100257309 | Barsky et al. | Oct 2010 | A1 |
20100269008 | Leggette et al. | Oct 2010 | A1 |
20100293321 | Weingarten | Nov 2010 | A1 |
20100318724 | Yeh | Dec 2010 | A1 |
20110051521 | Levy et al. | Mar 2011 | A1 |
20110055461 | Steiner et al. | Mar 2011 | A1 |
20110093650 | Kwon et al. | Apr 2011 | A1 |
20110096612 | Steiner et al. | Apr 2011 | A1 |
20110099460 | Dusija et al. | Apr 2011 | A1 |
20110119562 | Steiner et al. | May 2011 | A1 |
20110153919 | Sabbag | Jun 2011 | A1 |
20110161775 | Weingarten | Jun 2011 | A1 |
20110194353 | Hwang et al. | Aug 2011 | A1 |
20110209028 | Post et al. | Aug 2011 | A1 |
20110214029 | Steiner et al. | Sep 2011 | A1 |
20110214039 | Steiner et al. | Sep 2011 | A1 |
20110246792 | Weingarten | Oct 2011 | A1 |
20110246852 | Sabbag | Oct 2011 | A1 |
20110252187 | Segal et al. | Oct 2011 | A1 |
20110252188 | Weingarten | Oct 2011 | A1 |
20110271043 | Segal et al. | Nov 2011 | A1 |
20110302428 | Weingarten | Dec 2011 | A1 |
20120001778 | Steiner et al. | Jan 2012 | A1 |
20120005554 | Steiner et al. | Jan 2012 | A1 |
20120005558 | Steiner et al. | Jan 2012 | A1 |
20120005560 | Steiner et al. | Jan 2012 | A1 |
20120008401 | Katz et al. | Jan 2012 | A1 |
20120008414 | Katz et al. | Jan 2012 | A1 |
20120017136 | Ordentlich et al. | Jan 2012 | A1 |
20120051144 | Weingarten et al. | Mar 2012 | A1 |
20120063227 | Weingarten et al. | Mar 2012 | A1 |
20120066441 | Weingarten | Mar 2012 | A1 |
20120110250 | Sabbag et al. | May 2012 | A1 |
20120124273 | Goss et al. | May 2012 | A1 |
20120246391 | Meir et al. | Sep 2012 | A1 |
Number | Date | Country |
---|---|---|
WO2009053963 | Apr 2009 | WO |
Entry |
---|
Search Report of PCT Patent Application WO 2009/118720 A3. |
Search Report of PCT Patent Application WO 2009/095902 A3. |
Search Report of PCT Patent Application WO 2009/078006 A3. |
Search Report of PCT Patent Application WO 2009/074979 A3. |
Search Report of PCT Patent Application WO 2009/074978 A3. |
Search Report of PCT Patent Application WO 2009/072105 A3. |
Search Report of PCT Patent Application WO 2009/072104 A3. |
Search Report of PCT Patent Application WO 2009/072103 A3. |
Search Report of PCT Patent Application WO 2009/072102 A3. |
Search Report of PCT Patent Application WO 2009/072101 A3. |
Search Report of PCT Patent Application WO 2009/072100 A3. |
Search Report of PCT Patent Application WO 2009/053963 A3. |
Search Report of PCT Patent Application WO 2009/053962 A3. |
Search Report of PCT Patent Application WO 2009/053961 A3. |
Search Report of PCT Patent Application WO 2009/037697 A3. |
Yani Chen, Kcshab K. Parhi, “Small Area Parallel Chien Search Architectures for Long BCH Codes”, Ieee Transactions on Very Large Scale Integration(VLSI) Systems, vol. 12, No. 5, May 2004. |
Yuejian Wu, “Low Power Decoding of BCH Codes”, Nortel Networks, Ottawa, Ont., Canada, in Circuits and systems, 2004. ISCAS '04. Proceeding of the 2004 International Symposium on Circuits and Systems, published May 23-26, 2004, vol. 2, pp. II-369-II-372 vol. 2. |
Michael Purser, “Introduction to Error Correcting Codes”, Artech House Inc., 1995. |
Ron M. Roth, “Introduction to Coding Theory”, Cambridge University Press, 2006. |
Akash Kumar, Sergei Sawitzki, “High-Throughput and Low Power Architectures for Reed Solomon Decoder”, (a.kumar at tue.nl, Eindhoven University of Technology and sergei.sawitzki at philips.com). |
Todd K.Moon, “Error Correction Coding Mathematical Methods and Algorithms”, A John Wiley & Sons, Inc., 2005. |
Richard E. Blahut, “Algebraic Codes for Data Transmission”, Cambridge University Press, 2003. |
David Esseni, Bruno Ricco, “Trading-Off Programing Speed and Current Absorption in Flash Memories with the Ramped-Gate Programming Technique”, Ieee Transactions on Electron Devices, vol. 47, No. 4, Apr. 2000. |
Giovanni Campardo, Rino Micheloni, David Novosel, “VLSI-Design of Non-Volatile Memories”, Springer Berlin Heidelberg New York, 2005. |
John G. Proakis, “Digital Communications”, 3rd ed., New York: McGraw-Hill, 1995. |
J.M. Portal, H. Aziza, D. Nee, “EEPROM Memory: Threshold Voltage Built In Self Diagnosis”, ITC International Test Conference, Paper 2.1. |
J.M. Portal, H. Aziza, D. Nee, “EEPROM Diagnosis Based on Threshold Voltage Embedded Measurment”, Journal of Electronic Testing: Theory and Applications 21, 33-42, 2005. |
G. Tao, A. Scarpa, J. Dijkstra, W. Stidl, F. Kuper, “Data retention prediction for modern floating gate non-volatile memories”, Microelectronics Reliability 40 (2000), 1561-1566. |
T. Hirncno, N. Matsukawa, H. Hazama, K. Sakui, M. Oshikiri, K. Masuda, K. Kanda, Y. Itoh, J. Miyamoto, “A New Technique for Measuring Threshold Voltage Distribution in Flash EEPROM Devices”, Proc. IEEE 1995 Int. Conference on Microelectronics Test Structures, vol. 8, Mar. 1995. |
Boaz Eitan, Guy Cohen, Assaf Shappor, Eli Lusky, Amichai Givant, Meir Janai, Ilan Bloom, Yan Polansky, Oleg Dadashev, Avi Lavan, Ran Sahar, Eduardo Maayan, “4-bit per Cell NROM Reliability”, Appears on the website of Saifun.com. |
Paulo Cappelletti, Clara Golla, Piero Olivo, Enrico Zanoni, “Flash Memories”, Kluwer Academic Publishers, 1999. |
JEDEC Standard, “Stress-Test-Driven Qualification of Integrated Circuits”, JEDEC Solid State Technology Assocation. JEDEC Standard No. 47F pp. 1-26. |
Dempster, et al., “Maximum Likelihood from Incomplete Data via the EM Algorithm”, Journal of the Royal Statistical Society. Series B (Methodological), vol. 39, No. 1 (1997), pp. 1-38. |
Mielke, et al., “Flash EEPROM Threshold Instabilities due to Charge Trapping During Program/Erase Cycling”, IEEE Transactions on Device and Materials Reliability, vol. 4, No. 3, Sep. 2004, pp. 335-344. |
Daneshbeh, “Bit Serial Systolic Architectures for Multiplicative Inversion and Division over GF (2)”, A thesis presented to the University of Waterloo, Ontario, Canada, 2005, pp. 1-118. |
Chen, Formulas for the solutions of Quadratic Equations over GF (2), IEEE Trans. Inform. Theory, vol. IT-28, No. 5, Sep. 1982, pp. 792-794. |
Berlekamp et al., “On the Solution of Algebraic Equations over Finite Fields”, Inform. Cont. 10, Oct. 1967, pp. 553-564. |
International Search Report and written opinion for Application No. PCT/IL2008/001232, dated Jan. 28, 2009. |
Number | Date | Country | |
---|---|---|---|
20100146191 A1 | Jun 2010 | US |
Number | Date | Country | |
---|---|---|---|
60996782 | Dec 2007 | US | |
61006805 | Jan 2008 | US | |
61064853 | Mar 2008 | US | |
61071465 | Apr 2008 | US | |
61129608 | Jul 2008 | US |