System and methods for extracting correlation curves for an organic light emitting device

Information

  • Patent Grant
  • 11200839
  • Patent Number
    11,200,839
  • Date Filed
    Monday, August 27, 2018
    6 years ago
  • Date Issued
    Tuesday, December 14, 2021
    3 years ago
Abstract
A system for equalizing the pixels in an array of pixels that include semiconductor devices that age differently under different ambient and stress conditions. The system extracts at least one pixel parameter from the array; creates a stress pattern for the array, based on the extracted pixel parameter; stresses the pixels in accordance with the stress pattern; extracts the pixel parameter from the stressed pixels; determines whether the pixel parameter extracted from the stressed pixels is within a preselected range and, when the answer is negative, creates a second stress pattern for the array, based on the pixel parameter extracted from the stressed pixels, stresses the pixels in accordance with the second stress pattern, extracts the pixel parameter from the stressed pixels, and determines whether the pixel parameter extracted from the stressed pixels is within the preselected range.
Description
FIELD OF THE INVENTION

This invention is directed generally to displays that use light emissive devices such as OLEDs and, more particularly, to extracting characterization correlation curves under different stress conditions in such displays to compensate for aging of the light emissive devices.


BACKGROUND

Active matrix organic light emitting device (“AMOLED”) displays offer the advantages of lower power consumption, manufacturing flexibility, and faster refresh rate over conventional liquid crystal displays. In contrast to conventional liquid crystal displays, there is no backlighting in an AMOLED display as each pixel consists of different colored OLEDs emitting light independently. The OLEDs emit light based on current supplied through a drive transistor. The drive transistor is typically a thin film transistor (TFT). The power consumed in each pixel has a direct relation with the magnitude of the generated light in that pixel.


During operation of an organic light emitting diode device, it undergoes degradation, which causes light output at a constant current to decrease over time. The OLED device also undergoes an electrical degradation, which causes the current to drop at a constant bias voltage over time. These degradations are caused primarily by stress related to the magnitude and duration of the applied voltage on the OLED and the resulting current passing through the device. Such degradations are compounded by contributions from the environmental factors such as temperature, humidity, or presence of oxidants over time. The aging rate of the thin film transistor devices is also environmental and stress (bias) dependent. The aging of the drive transistor and the OLED may be properly determined via calibrating the pixel against stored historical data from the pixel at previous times to determine the aging effects on the pixel. Accurate aging data is therefore necessary throughout the lifetime of the display device.


In one compensation technique for OLED displays, the aging (and/or uniformity) of a panel of pixels is extracted and stored in lookup tables as raw or processed data. Then a compensation module uses the stored data to compensate for any shift in electrical and optical parameters of the OLED (e.g., the shift in the OLED operating voltage and the optical efficiency) and the backplane (e.g., the threshold voltage shift of the TFT), hence the programming voltage of each pixel is modified according to the stored data and the video content. The compensation module modifies the bias of the driving TFT in a way that the OLED passes enough current to maintain the same luminance level for each gray-scale level. In other words, a correct programming voltage properly offsets the electrical and optical aging of the OLED as well as the electrical degradation of the TFT.


The electrical parameters of the backplane TFTs and OLED devices are continuously monitored and extracted throughout the lifetime of the display by electrical feedback-based measurement circuits. Further, the optical aging parameters of the OLED devices are estimated from the OLED's electrical degradation data. However, the optical aging effect of the OLED is dependent on the stress conditions placed on individual pixels as well, and since the stresses vary from pixel to pixel, accurate compensation is not assured unless the compensation tailored for a specific stress level is determined.


There is therefore a need for efficient extraction of characterization correlation curves of the optical and electrical parameters that are accurate for stress conditions on active pixels for compensation for aging and other effects. There is also a need for having a variety of characterization correlation curves for a variety of stress conditions that the active pixels may be subjected to during operation of the display. There is a further need for accurate compensation systems for pixels in an organic light emitting device based display.


SUMMARY

In accordance with one embodiment, a system is provided for equalizing the pixels in an array of pixels that include semiconductor devices that age differently under different ambient and stress conditions. The system extracts at least one pixel parameter from the array; creates a stress pattern for the array, based on the extracted pixel parameter; stresses the pixels in accordance with the stress pattern; extracts the pixel parameter from the stressed pixels; determines whether the pixel parameter extracted from the stressed pixels is within a preselected range and, when the answer is negative, creates a second stress pattern for the array, based on the pixel parameter extracted from the stressed pixels, stresses the pixels in accordance with the second stress pattern, extracts the pixel parameter from the stressed pixels, and determines whether the pixel parameter extracted from the stressed pixels is within the preselected range. When the answer is positive, the array of pixels is returned to normal operation.


In another embodiment, the system creates a stress history of the pixels during a usage cycle; extracts at least one pixel parameter from the array after the usage cycle; creates a stress pattern for the array, based on the extracted pixel parameter; stresses the pixels in accordance with the stress pattern; extracts the pixel parameter from the stressed pixels; determines whether the pixel parameter extracted from the stressed pixels is within a preselected range and, when the answer is negative, creates a second stress pattern for the array, based on the pixel parameter extracted from the stressed pixels, stresses the pixels in accordance with the second stress pattern, extracts the pixel parameter from the stressed pixels, and determines whether the pixel parameter extracted from the stressed pixels is within the preselected range. When the answer is positive, the array of pixels is returned to normal operation.


Additional aspects of the invention will be apparent to those of ordinary skill in the art in view of the detailed description of various embodiments, which is made with reference to the drawings, a brief description of which is provided below.





BRIEF DESCRIPTION OF THE DRAWINGS

The invention may best be understood by reference to the following description taken in conjunction with the accompanying drawings.



FIG. 1 is a block diagram of an AMOLED display system with compensation control;



FIG. 2 is a circuit diagram of one of the reference pixels in FIG. 1 for modifying characterization correlation curves based on the measured data;



FIG. 3 is a graph of luminance emitted from an active pixel reflecting the different levels of stress conditions over time that may require different compensation;



FIG. 4 is a graph of the plots of different characterization correlation curves and the results of techniques of using predetermined stress conditions to determine compensation;



FIG. 5 is a flow diagram of the process of determining and updating characterization correlation curves based on groups of reference pixels under predetermined stress conditions; and



FIG. 6 is a flow diagram of the process of compensating the programming voltages of active pixels on a display using predetermined characterization correlation curves.



FIG. 7 is an interdependency curve of OLED efficiency degradation versus changes in OLED voltage.



FIG. 8 is a graph of OLED stress history versus stress intensity.



FIG. 9A is a graph of change in OLED voltage versus time for different stress conditions.



FIG. 9B is a graph of rate of change of OLED voltage versus time for different stress conditions.



FIG. 10 is a graph of rate of change of OLED voltage versus change in OLED voltage, for different stress conditions.



FIG. 11 is a flow chart of a procedure for extracting OLED efficiency degradation from changes in an OLED parameter such as OLED voltage.



FIG. 12 is an OLED interdependency curve relating an OLED electrical signal and efficiency degradation.



FIG. 13 is a flow chart of a procedure for extracting interdependency curves from test devices.



FIG. 14 is a flow chart of a procedure for calculating interdependency curves from a library.



FIGS. 15A and 15B are flow charts of procedures for identifying the stress condition of a device based on the rate of change or absolute value of a parameter of the device or another device.



FIG. 16 is an example of the IV characteristic of an OLED subjected to three different stress conditions.



FIG. 17 is a flow chart of a procedure for achieving initial equalization of pixels in an emissive display.



FIG. 18 is a flow chart of a procedure for achieving equalization of pixels in an emissive display after a usage cycle.





While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.


DETAILED DESCRIPTION


FIG. 1 is an electronic display system 100 having an active matrix area or pixel array 102 in which an array of active pixels 104 are arranged in a row and column configuration. For ease of illustration, only two rows and columns are shown. External to the active matrix area, which is the pixel array 102, is a peripheral area 106 where peripheral circuitry for driving and controlling the area of the pixel array 102 are disposed. The peripheral circuitry includes a gate or address driver circuit 108, a source or data driver circuit 110, a controller 112, and an optional supply voltage (e.g., EL_Vdd) driver 114. The controller 112 controls the gate, source, and supply voltage drivers 108, 110, 114. The gate driver 108, under control of the controller 112, operates on address or select lines SEL[i], SEL[i+1], and so forth, one for each row of pixels 104 in the pixel array 102. In pixel sharing configurations described below, the gate or address driver circuit 108 can also optionally operate on global select lines GSEL[j] and optionally/GSEL[j], which operate on multiple rows of pixels 104 in the pixel array 102, such as every two rows of pixels 104. The source driver circuit 110, under control of the controller 112, operates on voltage data lines Vdata[k], Vdata[k+1], and so forth, one for each column of pixels 104 in the pixel array 102. The voltage data lines carry voltage programming information to each pixel 104 indicative of brightness of each light emitting device in the pixel 104. A storage element, such as a capacitor, in each pixel 104 stores the voltage programming information until an emission or driving cycle turns on the light emitting device. The optional supply voltage driver 114, under control of the controller 112, controls a supply voltage (EL Vdd) line, one for each row of pixels 104 in the pixel array 102. The controller 112 is also coupled to a memory 118 that stores various characterization correlation curves and aging parameters of the pixels 104 as will be explained below. The memory 118 may be one or more of a flash memory, an SRAM, a DRAM, combinations thereof, and/or the like.


The display system 100 may also include a current source circuit, which supplies a fixed current on current bias lines. In some configurations, a reference current can be supplied to the current source circuit. In such configurations, a current source control controls the timing of the application of a bias current on the current bias lines. In configurations in which the reference current is not supplied to the current source circuit, a current source address driver controls the timing of the application of a bias current on the current bias lines.


As is known, each pixel 104 in the display system 100 needs to be programmed with information indicating the brightness of the light emitting device in the pixel 104. A frame defines the time period that includes a programming cycle or phase during which each and every pixel in the display system 100 is programmed with a programming voltage indicative of a brightness and a driving or emission cycle or phase during which each light emitting device in each pixel is turned on to emit light at a brightness commensurate with the programming voltage stored in a storage element. A frame is thus one of many still images that compose a complete moving picture displayed on the display system 100. There are at least two schemes for programming and driving the pixels: row-by-row, or frame-by-frame. In row-by-row programming, a row of pixels is programmed and then driven before the next row of pixels is programmed and driven. In frame-by-frame programming, all rows of pixels in the display system 100 are programmed first, and all of the frames are driven row-by-row. Either scheme can employ a brief vertical blanking time at the beginning or end of each period during which the pixels are neither programmed nor driven.


The components located outside of the pixel array 102 may be disposed in a peripheral area 106 around the pixel array 102 on the same physical substrate on which the pixel array 102 is disposed. These components include the gate driver 108, the source driver 110, and the optional supply voltage control 114. Alternately, some of the components in the peripheral area can be disposed on the same substrate as the pixel array 102 while other components are disposed on a different substrate, or all of the components in the peripheral area can be disposed on a substrate different from the substrate on which the pixel array 102 is disposed. Together, the gate driver 108, the source driver 110, and the supply voltage control 114 make up a display driver circuit. The display driver circuit in some configurations may include the gate driver 108 and the source driver 110 but not the supply voltage control 114.


The display system 100 further includes a current supply and readout circuit 120, which reads output data from data output lines, VD [k], VD [k+1], and so forth, one for each column of active pixels 104 in the pixel array 102. A set of optional reference devices such as reference pixels 130 is fabricated on the edge of the pixel array 102 outside the active pixels 104 in the peripheral area 106. The reference pixels 130 also may receive input signals from the controller 112 and may output data signals to the current supply and readout circuit 120. The reference pixels 130 include the drive transistor and an OLED but are not part of the pixel array 102 that displays images. As will be explained below, different groups of reference pixels 130 are placed under different stress conditions via different current levels from the current supply circuit 120. Because the reference pixels 130 are not part of the pixel array 102 and thus do not display images, the reference pixels 130 may provide data indicating the effects of aging at different stress conditions. Although only one row and column of reference pixels 130 is shown in FIG. 1, it is to be understood that there may be any number of reference pixels. Each of the reference pixels 130 in the example shown in FIG. 1 are fabricated next to a corresponding photo sensor 132. The photo sensor 132 is used to determine the luminance level emitted by the corresponding reference pixel 130. It is to be understood that reference devices such as the reference pixels 130 may be a stand alone device rather than being fabricated on the display with the active pixels 104.



FIG. 2 shows one example of a driver circuit 200 for one of the example reference pixels 130 in FIG. 1. The driver circuit 200 of the reference pixel 130 includes a drive transistor 202, an organic light emitting device (“OLED”) 204, a storage capacitor 206, a select transistor 208 and a monitoring transistor 210. A voltage source 212 is coupled to the drive transistor 202. As shown in FIG. 2, the drive transistor 202 is a thin film transistor in this example that is fabricated from amorphous silicon. A select line 214 is coupled to the select transistor 208 to activate the driver circuit 200. A voltage programming input line 216 allows a programming voltage to be applied to the drive transistor 202. A monitoring line 218 allows outputs of the OLED 204 and/or the drive transistor 202 to be monitored. The select line 214 is coupled to the select transistor 208 and the monitoring transistor 210. During the readout time, the select line 214 is pulled high. A programming voltage may be applied via the programming voltage input line 216. A monitoring voltage may be read from the monitoring line 218 that is coupled to the monitoring transistor 210. The signal to the select line 214 may be sent in parallel with the pixel programming cycle.


The reference pixel 130 may be stressed at a certain current level by applying a constant voltage to the programming voltage input line 216. As will be explained below, the voltage output measured from the monitoring line 218 based on a reference voltage applied to the programming voltage input line 216 allows the determination of electrical characterization data for the applied stress conditions over the time of operation of the reference pixel 130. Alternatively, the monitor line 218 and the programming voltage input line 216 may be merged into one line (i.e., Data/Mon) to carry out both the programming and monitoring functions through that single line. The output of the photo-sensor 132 allows the determination of optical characterization data for stress conditions over the time of operation for the reference pixel 130.


The display system 100 in FIG. 1, according to one exemplary embodiment, in which the brightness of each pixel (or subpixel) is adjusted based on the aging of at least one of the pixels, to maintain a substantially uniform display over the operating life of the system (e.g., 75,000 hours). Non-limiting examples of display devices incorporating the display system 100 include a mobile phone, a digital camera, a personal digital assistant (PDA), a computer, a television, a portable video player, a global positioning system (GPS), etc.


As the OLED material of an active pixel 104 ages, the voltage required to maintain a constant current for a given level through the OLED increases. To compensate for electrical aging of the OLEDs, the memory 118 stores the required compensation voltage of each active pixel to maintain a constant current. It also stores data in the form of characterization correlation curves for different stress conditions that is utilized by the controller 112 to determine compensation voltages to modify the programming voltages to drive each OLED of the active pixels 104 to correctly display a desired output level of luminance by increasing the OLED's current to compensate for the optical aging of the OLED. In particular, the memory 118 stores a plurality of predefined characterization correlation curves or functions, which represent the degradation in luminance efficiency for OLEDs operating under different predetermined stress conditions. The different predetermined stress conditions generally represent different types of stress or operating conditions that an active pixel 104 may undergo during the lifetime of the pixel. Different stress conditions may include constant current requirements at different levels from low to high, constant luminance requirements from low to high, or a mix of two or more stress levels. For example, the stress levels may be at a certain current for some percentage of the time and another current level for another percentage of the time. Other stress levels may be specialized such as a level representing an average streaming video displayed on the display system 100. Initially, the base line electrical and optical characteristics of the reference devices such as the reference pixels 130 at different stress conditions are stored in the memory 118. In this example, the baseline optical characteristic and the baseline electrical characteristic of the reference device are measured from the reference device immediately after fabrication of the reference device.


Each such stress condition may be applied to a group of reference pixels such as the reference pixels 130 by maintaining a constant current through the reference pixel 130 over a period of time, maintaining a constant luminance of the reference pixel 130 over a period of time, and/or varying the current through or luminance of the reference pixel at different predetermined levels and predetermined intervals over a period of time. The current or luminance level(s) generated in the reference pixel 130 can be, for example, high values, low values, and/or average values expected for the particular application for which the display system 100 is intended. For example, applications such as a computer monitor require high values. Similarly, the period(s) of time for which the current or luminance level(s) are generated in the reference pixel may depend on the particular application for which the display system 100 is intended.


It is contemplated that the different predetermined stress conditions are applied to different reference pixels 130 during the operation of the display system 100 in order to replicate aging effects under each of the predetermined stress conditions. In other words, a first predetermined stress condition is applied to a first set of reference pixels, a second predetermined stress condition is applied to a second set of reference pixels, and so on. In this example, the display system 100 has groups of reference pixels 130 that are stressed under 16 different stress conditions that range from a low current value to a high current value for the pixels. Thus, there are 16 different groups of reference pixels 130 in this example. Of course, greater or lesser numbers of stress conditions may be applied depending on factors such as the desired accuracy of the compensation, the physical space in the peripheral area 106, the amount of processing power available, and the amount of memory for storing the characterization correlation curve data.


By continually subjecting a reference pixel or group of reference pixels to a stress condition, the components of the reference pixel are aged according to the operating conditions of the stress condition. As the stress condition is applied to the reference pixel during the operation of the system 100, the electrical and optical characteristics of the reference pixel are measured and evaluated to determine data for determining correction curves for the compensation of aging in the active pixels 104 in the array 102. In this example, the optical characteristics and electrical characteristics are measured once an hour for each group of reference pixels 130. The corresponding characteristic correlation curves are therefore updated for the measured characteristics of the reference pixels 130. Of course, these measurements may be made in shorter periods of time or for longer periods of time depending on the accuracy desired for aging compensation.


Generally, the luminance of the OLED 204 has a direct linear relationship with the current applied to the OLED 204. The optical characteristic of an OLED may be expressed as:

L=O*I

In this equation, luminance, L, is a result of a coefficient, O, based on the properties of the OLED multiplied by the current I. As the OLED 204 ages, the coefficient O decreases and therefore the luminance decreases for a constant current value. The measured luminance at a given current may therefore be used to determine the characteristic change in the coefficient, O, due to aging for a particular OLED 204 at a particular time for a predetermined stress condition.


The measured electrical characteristic represents the relationship between the voltage provided to the drive transistor 202 and the resulting current through the OLED 204. For example, the change in voltage required to achieve a constant current level through the OLED of the reference pixel may be measured with a voltage sensor or thin film transistor such as the monitoring transistor 210 in FIG. 2. The required voltage generally increases as the OLED 204 and drive transistor 202 ages. The required voltage has a power law relation with the output current as shown in the following equation

I=k*(V−e)a

In this equation, the current is determined by a constant, k, multiplied by the input voltage, V, minus a coefficient, e, which represents the electrical characteristics of the drive transistor 202. The voltage therefore has a power law relation by the variable, a, to the current, I. As the transistor 202 ages, the coefficient, e, increases thereby requiring greater voltage to produce the same current. The measured current from the reference pixel may therefore be used to determine the value of the coefficient, e, for a particular reference pixel at a certain time for the stress condition applied to the reference pixel.


As explained above, the optical characteristic, O, represents the relationship between the luminance generated by the OLED 204 of the reference pixel 130 as measured by the photo sensor 132 and the current through the OLED 204 in FIG. 2. The measured electrical characteristic, e, represents the relationship between the voltage applied and the resulting current. The change in luminance of the reference pixel 130 at a constant current level from a baseline optical characteristic may be measured by a photo sensor such as the photo sensor 132 in FIG. 1 as the stress condition is applied to the reference pixel. The change in electric characteristics, e, from a baseline electrical characteristic may be measured from the monitoring line to determine the current output. During the operation of the display system 100, the stress condition current level is continuously applied to the reference pixel 130. When a measurement is desired, the stress condition current is removed and the select line 214 is activated. A reference voltage is applied and the resulting luminance level is taken from the output of the photo sensor 132 and the output voltage is measured from the monitoring line 218. The resulting data is compared with previous optical and electrical data to determine changes in current and luminance outputs for a particular stress condition from aging to update the characteristics of the reference pixel at the stress condition. The updated characteristics data is used to update the characteristic correlation curve.


Then by using the electrical and optical characteristics measured from the reference pixel, a characterization correlation curve (or function) is determined for the predetermined stress condition over time. The characterization correlation curve provides a quantifiable relationship between the optical degradation and the electrical aging expected for a given pixel operating under the stress condition. More particularly, each point on the characterization correlation curve determines the correlation between the electrical and optical characteristics of an OLED of a given pixel under the stress condition at a given time where measurements are taken from the reference pixel 130. The characteristics may then be used by the controller 112 to determine appropriate compensation voltages for active pixels 104 that have been aged under the same stress conditions as applied to the reference pixels 130. In another example, the baseline optical characteristic may be periodically measured from a base OLED device at the same time as the optical characteristic of the OLED of the reference pixel is being measured. The base OLED device either is not being stressed or being stressed on a known and controlled rate. This will eliminate any environmental effect on the reference OLED characterization.


Due to manufacturing processes and other factors known to those skilled in the art, each reference pixel 130 of the display system 100 may not have uniform characteristics, resulting in different emitting performances. One technique is to average the values for the electrical characteristics and the values of the luminance characteristics obtained by a set of reference pixels under a predetermined stress condition. A better representation of the effect of the stress condition on an average pixel is obtained by applying the stress condition to a set of the reference pixels 130 and applying a polling-averaging technique to avoid defects, measurement noise, and other issues that can arise during application of the stress condition to the reference pixels. For example, faulty values such as those determined due to noise or a dead reference pixel may be removed from the averaging. Such a technique may have predetermined levels of luminance and electrical characteristics that must be met before inclusion of those values in the averaging. Additional statistical regression techniques may also be utilized to provide less weight to electrical and optical characteristic values that are significantly different from the other measured values for the reference pixels under a given stress condition.


In this example, each of the stress conditions is applied to a different set of reference pixels. The optical and electrical characteristics of the reference pixels are measured, and a polling-averaging technique and/or a statistical regression technique are applied to determine different characterization correlation curves corresponding to each of the stress conditions. The different characterization correlation curves are stored in the memory 118. Although this example uses reference devices to determine the correlation curves, the correlation curves may be determined in other ways such as from historical data or predetermined by a manufacturer.


During the operation of the display system 100, each group of the reference pixels 130 may be subjected to the respective stress conditions and the characterization correlation curves initially stored in the memory 118 may be updated by the controller 112 to reflect data taken from the reference pixels 130 that are subject to the same external conditions as the active pixels 104. The characterization correlation curves may thus be tuned for each of the active pixels 104 based on measurements made for the electrical and luminance characteristics of the reference pixels 130 during operation of the display system 100. The electrical and luminance characteristics for each stress condition are therefore stored in the memory 118 and updated during the operation of the display system 100. The storage of the data may be in a piecewise linear model. In this example, such a piecewise linear model has 16 coefficients that are updated as the reference pixels 130 are measured for voltage and luminance characteristics. Alternatively, a curve may be determined and updated using linear regression or by storing data in a look up table in the memory 118.


To generate and store a characterization correlation curve for every possible stress condition would be impractical due to the large amount of resources (e.g., memory storage, processing power, etc.) that would be required. The disclosed display system 100 overcomes such limitations by determining and storing a discrete number of characterization correlation curves at predetermined stress conditions and subsequently combining those predefined characterization correlation curves using linear or nonlinear algorithm(s) to synthesize a compensation factor for each pixel 104 of the display system 100 depending on the particular operating condition of each pixel. As explained above, in this example there are a range of 16 different predetermined stress conditions and therefore 16 different characterization correlation curves stored in the memory 118.


For each pixel 104, the display system 100 analyzes the stress condition being applied to the pixel 104, and determines a compensation factor using an algorithm based on the predefined characterization correlation curves and the measured electrical aging of the panel pixels. The display system 100 then provides a voltage to the pixel based on the compensation factor. The controller 112 therefore determines the stress of a particular pixel 104 and determines the closest two predetermined stress conditions and attendant characteristic data obtained from the reference pixels 130 at those predetermined stress conditions for the stress condition of the particular pixel 104. The stress condition of the active pixel 104 therefore falls between a low predetermined stress condition and a high predetermined stress condition.


The following examples of linear and nonlinear equations for combining characterization correlation curves are described in terms of two such predefined characterization correlation curves for ease of disclosure; however, it is to be understood that any other number of predefined characterization correlation curves can be utilized in the exemplary techniques for combining the characterization correlation curves. The two exemplary characterization correlation curves include a first characterization correlation curve determined for a high stress condition and a second characterization correlation curve determined for a low stress condition.


The ability to use different characterization correlation curves over different levels provides accurate compensation for active pixels 104 that are subjected to different stress conditions than the predetermined stress conditions applied to the reference pixels 130. FIG. 3 is a graph showing different stress conditions over time for an active pixel 104 that shows luminance levels emitted over time. During a first time period, the luminance of the active pixel is represented by trace 302, which shows that the luminance is between 300 and 500 nits (cd/cm2). The stress condition applied to the active pixel during the trace 302 is therefore relatively high. In a second time period, the luminance of the active pixel is represented by a trace 304, which shows that the luminance is between 300 and 100 nits. The stress condition during the trace 304 is therefore lower than that of the first time period and the age effects of the pixel during this time differ from the higher stress condition. In a third time period, the luminance of the active pixel is represented by a trace 306, which shows that the luminance is between 100 and 0 nits. The stress condition during this period is lower than that of the second period. In a fourth time period, the luminance of the active pixel is represented by a trace 308 showing a return to a higher stress condition based on a higher luminance between 400 and 500 nits.


The limited number of reference pixels 130 and corresponding limited numbers of stress conditions may require the use of averaging or continuous (moving) averaging for the specific stress condition of each active pixel 104. The specific stress conditions may be mapped for each pixel as a linear combination of characteristic correlation curves from several reference pixels 130. The combinations of two characteristic curves at predetermined stress conditions allow accurate compensation for all stress conditions occurring between such stress conditions. For example, the two reference characterization correlation curves for high and low stress conditions allow a close characterization correlation curve for an active pixel having a stress condition between the two reference curves to be determined. The first and second reference characterization correlation curves stored in the memory 118 are combined by the controller 112 using a weighted moving average algorithm. A stress condition at a certain time St (ti) for an active pixel may be represented by:

St(ti)=(St(ti−1)*kavg+L(ti))/(kavg+1)

In this equation, St(ti−1) is the stress condition at a previous time, kavg is a moving average constant. L(ti) is the measured luminance of the active pixel at the certain time, which may be determined by:







L


(

t
i

)


=



L
peak



(


g


(

t
i

)



g
peak


)


γ






In this equation, Lpeak is the highest luminance permitted by the design of the display system 100. The variable, g(ti) is the grayscale at the time of measurement, gpeak is the highest grayscale value of use (e.g. 255) and is a gamma constant. A weighted moving average algorithm using the characterization correlation curves of the predetermined high and low stress conditions may determine the compensation factor, Kcomp, via the following equation:

Kcomp=KhighfhighI)+KlowflowI)

In this equation, fhigh is the first function corresponding to the characterization correlation curve for a high predetermined stress condition and flow is the second function corresponding to the characterization correlation curve for a low predetermined stress condition. ΔI is the change in the current in the OLED for a fixed voltage input, which shows the change (electrical degradation) due to aging effects measured at a particular time. It is to be understood that the change in current may be replaced by a change in voltage, ΔV, for a fixed current. Khigh is the weighted variable assigned to the characterization correlation curve for the high stress condition and Klow, is the weight assigned to the characterization correlation curve for the low stress condition. The weighted variables Khigh and Klow may be determined from the following equations:

Khigh=St(ti)/Lhigh
Klow=1−Khigh

Where Lhigh is the luminance that was associated with the high stress condition.


The change in voltage or current in the active pixel at any time during operation represents the electrical characteristic while the change in current as part of the function for the high or low stress condition represents the optical characteristic. In this example, the luminance at the high stress condition, the peak luminance, and the average compensation factor (function of difference between the two characterization correlation curves), Kavg, are stored in the memory 118 for determining the compensation factors for each of the active pixels. Additional variables are stored in the memory 118 including, but not limited to, the grayscale value for the maximum luminance permitted for the display system 100 (e.g., grayscale value of 255). Additionally, the average compensation factor, Kavg, may be empirically determined from the data obtained during the application of stress conditions to the reference pixels.


As such, the relationship between the optical degradation and the electrical aging of any pixel 104 in the display system 100 may be tuned to avoid errors associated with divergence in the characterization correlation curves due to different stress conditions. The number of characterization correlation curves stored may also be minimized to a number providing confidence that the averaging technique will be sufficiently accurate for required compensation levels.


The compensation factor, Kcomp can be used for compensation of the OLED optical efficiency aging for adjusting programming voltages for the active pixel. Another technique for determining the appropriate compensation factor for a stress condition on an active pixel may be termed dynamic moving averaging. The dynamic moving averaging technique involves changing the moving average coefficient, Kavg, during the lifetime of the display system 100 to compensate between the divergence in two characterization correlation curves at different predetermined stress conditions in order to prevent distortions in the display output. As the OLEDs of the active pixels age, the divergence between two characterization correlation curves at different stress conditions increases. Thus, Kavg may be increased during the lifetime of the display system 100 to avoid a sharp transition between the two curves for an active pixel having a stress condition falling between the two predetermined stress conditions. The measured change in current, may be used to adjust the Kavg value to improve the performance of the algorithm to determine the compensation factor.


Another technique to improve performance of the compensation process termed event-based moving averaging is to reset the system after each aging step. This technique further improves the extraction of the characterization correlation curves for the OLEDs of each of the active pixels 104. The display system 100 is reset after every aging step (or after a user turns on or off the display system 100). In this example, the compensation factor, Kcomp is determined by


Kcomp=Kcomp_evt+Khigh(fhigh (ΔI)−fhigh (ΔI evt))+Klow (flow (ΔI)−flow (ΔIevt))


In this equation, Kcomp_evt is the compensation factor calculated at a previous time, and ΔIevt is the change in the OLED current during the previous time at a fixed voltage. As with the other compensation determination technique, the change in current may be replaced with the change in an OLED voltage change under a fixed current.



FIG. 4 is a graph 400 showing the different characterization correlation curves based on the different techniques. The graph 400 compares the change in the optical compensation percent and the change in the voltage of the OLED of the active pixel required to produce a given current. As shown in the graph 400, a high stress predetermined characterization correlation curve 402 diverges from a low stress predetermined characterization correlation curve 404 at greater changes in voltage reflecting aging of an active pixel. A set of points 406 represents the correction curve determined by the moving average technique from the predetermined characterization correlation curves 402 and 404 for the current compensation of an active pixel at different changes in voltage. As the change in voltage increases reflecting aging, the transition of the correction curve 406 has a sharp transition between the low characterization correlation curve 404 and the high characterization correlation curve 402. A set of points 408 represents the characterization correlation curve determined by the dynamic moving averaging technique. A set of points 410 represents the compensation factors determined by the event-based moving averaging technique. Based on OLED behavior, one of the above techniques can be used to improve the compensation for OLED efficiency degradation.


As explained above, an electrical characteristic of a first set of sample pixels is measured. For example, the electrical characteristic of each of the first set of sample pixels can be measured by a thin film transistor (TFT) connected to each pixel. Alternatively, for example, an optical characteristic (e.g., luminance) can be measured by a photo sensor provided to each of the first set of sample pixels. The amount of change required in the brightness of each pixel can be extracted from the shift in voltage of one or more of the pixels. This may be implemented by a series of calculations to determine the correlation between shifts in the voltage or current supplied to a pixel and/or the brightness of the light-emitting material in that pixel.


The above described methods of extracting characteristic correlation curves for compensating aging of the pixels in the array may be performed by a processing device such as the controller 112 in FIG. 1 or another such device, which may be conveniently implemented using one or more general purpose computer systems, microprocessors, digital signal processors, micro-controllers, application specific integrated circuits (ASIC), programmable logic devices (PLD), field programmable logic devices (FPLD), field programmable gate arrays (FPGA) and the like, programmed according to the teachings as described and illustrated herein, as will be appreciated by those skilled in the computer, software, and networking arts.


In addition, two or more computing systems or devices may be substituted for any one of the controllers described herein. Accordingly, principles and advantages of distributed processing, such as redundancy, replication, and the like, also can be implemented, as desired, to increase the robustness and performance of controllers described herein.


The operation of the example characteristic correlation curves for compensating aging methods may be performed by machine readable instructions. In these examples, the machine readable instructions comprise an algorithm for execution by: (a) a processor, (b) a controller, and/or (c) one or more other suitable processing device(s). The algorithm may be embodied in software stored on tangible media such as, for example, a flash memory, a CD-ROM, a floppy disk, a hard drive, a digital video (versatile) disk (DVD), or other memory devices, but persons of ordinary skill in the art will readily appreciate that the entire algorithm and/or parts thereof could alternatively be executed by a device other than a processor and/or embodied in firmware or dedicated hardware in a well-known manner (e.g., it may be implemented by an application specific integrated circuit (ASIC), a programmable logic device (PLD), a field programmable logic device (FPLD), a field programmable gate array (FPGA), discrete logic, etc.). For example, any or all of the components of the characteristic correlation curves for compensating aging methods could be implemented by software, hardware, and/or firmware. Also, some or all of the machine readable instructions represented may be implemented manually.



FIG. 5 is a flow diagram of a process to determine and update the characterization correlation curves for a display system such as the display system 100 in FIG. 1. A selection of stress conditions is made to provide sufficient baselines for correlating the range of stress conditions for the active pixels (500). A group of reference pixels is then selected for each of the stress conditions (502). The reference pixels for each of the groups corresponding to each of the stress conditions are then stressed at the corresponding stress condition and base line optical and electrical characteristics are stored (504). At periodic intervals the luminance levels are measured and recorded for each pixel in each of the groups (506). The luminance characteristic is then determined by averaging the measured luminance for each pixel in the group of the pixels for each of the stress conditions (508). The electrical characteristics for each of the pixels in each of the groups are determined (510). The average of each pixel in the group is determined to determine the average electrical characteristic (512). The average luminance characteristic and the average electrical characteristic for each group are then used to update the characterization correlation curve for the corresponding predetermined stress condition (514). Once the correlation curves are determined and updated, the controller may use the updated characterization correlation curves to compensate for aging effects for active pixels subjected to different stress conditions.


Referring to FIG. 6, a flowchart is illustrated for a process of using appropriate predetermined characterization correlation curves for a display system 100 as obtained in the process in FIG. 5 to determine the compensation factor for an active pixel at a given time. The luminance emitted by the active pixel is determined based on the highest luminance and the programming voltage (600). A stress condition is measured for a particular active pixel based on the previous stress condition, determined luminance, and the average compensation factor (602). The appropriate predetermined stress characterization correlation curves are read from memory (604). In this example, the two characterization correlation curves correspond to predetermined stress conditions that the measured stress condition of the active pixel falls between. The controller 112 then determines the coefficients from each of the predetermined stress conditions by using the measured current or voltage change from the active pixel (606). The controller then determines a modified coefficient to calculate a compensation voltage to add to the programming voltage to the active pixels (608). The determined stress condition is stored in the memory (610). The controller 112 then stores the new compensation factor, which may then be applied to modify the programming voltages to the active pixel during each frame period after the measurements of the reference pixels 130 (612).


OLED efficiency degradation can be calculated based on an interdependency curve based on OLED electrical changes versus efficiency degradation, such as the interdependency curve in FIG. 7. Here, the change in the OLED electrical parameter is detected, and that value is used to extract the efficiency degradation from the curve. The pixel current can then be adjusted accordingly to compensate for the degradation. The main challenge is that the interdependency curve is a function of stress conditions. Therefore, to achieve more accurate compensation, one needs to consider the effect of different stress conditions. One method is to use the stress condition of each pixel (or a group of pixels) to select from among different interdependency curves, to extract the proper efficiency lost for each specific case. Several methods of determining the stress condition will now be described.


First, one can create a stress history for each pixel (or group of pixels). The stress history can be simply a moving average of the stress conditions. To improve the calculation accuracy, a weighted stress history can be used. Here, the effect of each stress can have a different weight based on stress intensity or period, as in the example depicted in FIG. 8. For example, the effect of low intensity stress is less on selecting the OLED interdependency curve. Therefore, a curve that has lower weight for small intensity can be used, such as the curve in FIG. 8. Sub-sampling can also be used to calculate the stress history, to reduce the memory transfer activities. In one case, one can assume the stress history is low frequency in time. In this case, there is no need to sample the pixel conditions for every frame. The sampling rate can be modified for different applications based on content frame rate. Here, during every frame only a few pixels can be selected to obtain an updated stress history.


In another case, one can assume the stress history is low frequency in space. In this case, there is no need to sample all the pixels. Here, a sub-set of pixels are used to calculate the stress history, and then an interpolation technique can be used to calculate the stress history for all the pixels.


In another case, one can combine both low sampling rates in time and space.


In some cases, including the memory and calculation block required for stress history may not be possible. Here, the rate of change in the OLED electrical parameter can be used to extract the stress conditions, as depicted in FIGS. 9A and 9B. FIG. 9A illustrates the change of ΔVOLED with time, for low, medium and high stress conditions, and FIG. 9B illustrates the rate of change versus time for the same three stress conditions.


As illustrated in FIG. 10, the rate of change in the electrical parameter can be used as an indicator of stress conditions. For example, the rate of change in the electrical parameter based on the change in the electrical parameter may be modeled or experimentally extracted for different stress conditions, as depicted in FIG. 10. The rate of change may also be used to extract the stress condition based on comparing the measured change and rate of change in the electrical parameter. Here, the function developed for change and rate of change of the electrical parameter is used. Alternatively, the stress condition, interdependency curves, and measured changed parameter may be used.



FIG. 11 is a flow chart of a procedure for compensating the OLED efficiency degradation based on measuring the change and rate of change in the electrical parameter of the OLED. In this procedure, the change in the OLED parameter (e.g., OLED voltage) is extracted in step 1101, and then the rate of change in the OLED parameter, based on previously extracted values, is calculated in step 1102. Step 1103 then uses the rate of change and the change in the parameter to identify the stress condition. Finally, step 1104 calculates the efficiency degradation from the stress condition, the measured parameter, and interdependency curves.


One can compensate for OLED efficiency degradation using interdependency curves relating OLED electrical change (current or voltage) and efficiency degradation, as depicted in FIG. 12. Due to process variations, the interdependency curve may vary. In one example, a test OLED can be used in each display and the curve extracted for each display after fabrication or during the display operation. In the case of smaller displays, the test OLED devices can be put on the substrates and used to extract the curves after fabrication.



FIG. 13 is a flow chart of a process for extracting the interdependency curves from the test devices, either off line or during the display operation, or a combination of both. In this case, the curves extracted in the factory are stored for aging compensation. During the display operation, the curve can be updated with additional data based on measurement results of the test device in the display. However, since extraction may take time, a set of curves may measured in advance and put in the library. Here, the test devices are aged at predetermined aging levels (generally higher than normal) to extract some aging behavior in a short time period (and/or their current-voltage-luminance, IVL, is measured). After that, the extracted aging behavior is used to find a proper curve, having a similar or close aging behavior, from the library of curves.


In FIG. 13, the first step 1301 adds the test device on the substrate, in or out of the display area. Then step 1302 measures the test device to extract the interdependency curves. Step 1303 calculates the interdependency curves for the displays on the substrate, based on the measured curves. The curves are stored for each display in step 1304, and then used for compensating the display aging in step 1305. Alternatively, the test devices can be measured during the display operation at step 1306. Step 1307 then updates the interdependence curves based on the measured results. Step 1308 extrapolates the curves if needed, and step 1309 compensates the display based on the curves.


The following are some examples of procedures for finding a proper curve from a library:

    • (1) Choose the one with closest aging behavior (and/or IVL characteristic).
    • (2) Use the samples in the library with the closer behavior to the test sample and create a curve for the display. Here, weighted averaging can be used in which the weight of each curve is determined based on the error between their aging behaviors.
    • (3) If the error between the closet set of curves in the library and the test device is higher than a predetermined threshold, the test device can be used to create new curves and add them to the library.



FIG. 14 is a flow chart of a procedure for addressing the process variation between substrates or within a substrate. The first step 1401 adds a test device on the substrate, either in or out of the display area, or the test device can be the display itself. Step 1402 then measures the test device for predetermined aging levels to extract the aging behavior and/or measures the IVL characteristics of the test devices. Step 1403 finds a set of samples in an interdependency curve library that have the closest aging or IVL behavior to the test device. Then step 1404 determines whether the error between the IVL and/or aging behavior is less than a threshold. If the answer is affirmative, step 1405 uses the curves from the library to calculate the interdependency curves for the display in the substrate. If the answer at step 1404 is negative, step 1406 uses the test device to extract the new interdependency curves. Then the curves are used to calculate the interdependency curves for the display in the substrate in step 1407, and step 1408 adds the new curves to the library.


Semiconductor devices (e.g., OLEDs) may age differently under different ambient conditions (e.g., temperature, illumination, etc.) in addition to stress conditions. Moreover, some rare stress conditions may push the devices into aging conditions that are different from normal conditions. For example, an extremely high stress condition may damage the device physically (e.g., affecting contacts or other layers). In this case, identifying a compensation curve may require additional information, which can be obtained from the other devices in the pixel (e.g., transistors or sensors), from rates of change in the device characteristics (e.g., threshold voltage shift or mobility change), or by using the change in a multiple-device parameter to identify the stress conditions. In the case of using other devices, the rate of change in the other device parameters and/or the rate (or the absolute value) of change in the other-device parameter compared with the rate (or the absolute value) of change in the device parameter can be used to identify the aging condition. For example, at higher temperature, the TFT and the OLED become faster and so the rate of change can be an indicator of the temperature variation at which a TFT or an OLED is aged.



FIGS. 15A and 15B are flow charts that illustrate procedures for identifying the stress conditions for a device based on either the rate of change or absolute value of at least one parameter of at least one device, or on a comparison of the rate of change or absolute value of at least one parameter of at least one device to the rate of change or absolute value of at least one parameter of at least one other device. The identified stress conditions are used to select a proper compensation curve based on the identified stress conditions and/or extract a parameter of the device. The selected compensation curve is used to calculate compensation parameters for the device, and the input signal is compensated based on the calculated compensation parameters.


In FIG. 15A, the first step 1501a checks the rate of change or absolute value of at least one parameter of at least one device, such as an OLED, and then step 1502a identifies the stress conditions from that rate of change or absolute value. Step 1503a then selects the proper compensation curve for a device based on an identified stress condition and/or extracts a parameter of that device. The selected compensation curve is used at step 1504a to calculate compensation parameters for that device, and then step 1505a compensates the input signal based on the calculated compensation parameters.


In FIG. 15B, the first step 1501b compares the rate of change or absolute value of at least one parameter of at least one device, such as an OLED, to the rate of change or absolute value of at least one parameter of at least one other device. Step 1502b then identifies the stress conditions from that comparison, and step 1503b selects the proper compensation curve for a device based on an identified stress condition and/or extracts a parameter of that device. The selected compensation curve is used at step 1504b to calculate compensation parameters for that device, and then step 1505b compensates the input signal based on the calculated compensation parameters.


In another embodiment, one can look at the rates of change in different parameters in one device to identify the stress condition. For example, in the case of an OLED, the shift in voltage (or current) at different current levels (or voltage levels) can identify the stress conditions. FIG. 16 is an example of the IV characteristics of an OLED for three different conditions, namely, initial condition, stressed at 27° C., and stressed at 40° C. It can be seen that the characteristics change significantly as the stress conditions change.



FIGS. 17 and 18 are flow charts of procedures for equalizing pixels in an emissive display panel having an array of pixels that include semiconductor devices that age under different ambient and stress conditions. FIG. 17 illustrates a procedure for achieving initial equalization of the pixels, and FIG. 18 illustrates a procedure for equalizing the pixels after a usage cycle.


In the procedure illustrated in FIG. 17, at least one pixel parameter (pixel information) is extracted from the emissive display panel at step 1701. These parameters are used to create stress patterns for the panel at step 1702. The stress patterns are applied to the panel at step 1703, and the pixel parameters are monitored and updated at step 1704 by extracting the pixel parameter from the stressed pixels. Step 1705 determines whether the pixel parameters extracted from the stressed pixels is within a preselected range, and if the answer is negative, steps 1702-1705 are repeated. This process continues until step 1705 produces a positive answer, which means that the pixel parameters extracted from the stressed pixels are within the preselected range, and thus the pixels are returned to normal operation.


The stress pattern can include duration and stress level. In one embodiment of the invention, the pixel parameters are monitored in-line during the stress to assure the parameters of the pixels do not pass the specified range. In another embodiment of the invention, the parameters of selected pixels or some reference pixels are monitored in-line during stress. In another embodiment of the invention, the pixels are stressed for a period of time and then the pixel parameters are extracted. After that the pixel parameters are updated and the stress pattern and timing can be updated with new data including new pixel parameters and the rate of change. For example, if the rate of change is fast, the stress intervals can be smaller to avoid passing the specified ranges for pixel parameters.


The setting for the parameters of the pixels can be variation between the parameters across the panel. In another embodiment it can be specific value.


In one example, the pixel information (or parameter) can be the threshold voltage of the drive TFT. Here, the stress condition of each pixel is defined based on its threshold voltage. In another example, the pixel parameter can be the voltage of the emissive devices (or the brightness uniformity).


The pixel information can be extracted through different means. One method can be through a power supply. In another case, the pixel parameters can be extracted through a monitor line.


In FIG. 18, the pixel parameters are extracted after a usage cycle. For example, the extraction can be triggered by a user, by a timer, or by a specific operating condition (e.g., being in charging mode). The stress history of the pixels is created during the usage cycle at step 1801, and the pixel parameters are extracted after the usage cycle at step 1801. The stress history can include the stress level during the operation and the stress time. In another embodiment, the stress history can be the average stress condition of the pixel during the usage cycle.


Based on the extracted pixel parameters and the stress history, stress patterns are generated at step 1803. Then the pixels are stressed at step 1804, in accordance with the generated stress pattern. The parameters of the stressed pixels are monitored and updated at step 1805 by extracting the pixel parameter from the stressed pixels. Step 1806 determines whether the pixel parameters extracted from the stressed pixels is within a preselected range, and if the answer is negative, step 1807 updates the stress history of the pixels, and then steps 1803-1806 are repeated. This process continues until step 1806 produces a positive answer, which means that the pixel parameters extracted from the stressed pixels are within the preselected range, and thus the pixels are returned to normal operation.


In one example, the pixels are assigned to different categories based on the stress history, and then the pixels are stressed with all the other categories that they are not assigned to. At the same time, the pixel parameters are monitored similar to the previous case to assure they do not pass the specified ranges.


In another example, the stress history has no timing information, and the change in pixel parameters can be used to identify the stress level and timing. For example, in one case, shift in the electrical characteristics of the emissive device can be used to extract the stress condition of each pixel for the stress pattern.


In yet another embodiment, the interdependency curves between pixel parameters and its optical performance can be used to extract the stress condition for each pixel. In the case of electrical characteristics of the emissive device, the interdependency curves can be used to find the worst case of efficiency degradation. Then, the delta efficiency between each pixel and the worst case can be determined. After that, the corresponding change in electrical characteristics of the emissive device of each pixel can be calculated to minimize the difference in efficiency between the pixel and the worst case. Then the pixels are stressed, and their pixel parameters (e.g., electrical characteristics of the emissive device) are monitored to reach the calculated shift. Similar operations can be used for other pixel parameters as well.


While particular embodiments, aspects, and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and compositions disclosed herein and that various modifications, changes, and variations may be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims.

Claims
  • 1. A method of equalizing pixel circuits in an array of pixel circuits that include semiconductor devices that age differently under different ambient and stress conditions, said method comprising a) creating a stress history of said pixel circuits during a usage cycle using a controller, said stress history comprising data for tracking a history of stress said pixel circuits have been subjected to;b) extracting a pixel parameter from said array during or after the usage cycle using at least one of a voltage sensor, a current sensor, and a photo sensor;c) updating a stress pattern for said array using the controller, based on the extracted pixel parameter and the stress history;d) stressing said pixel circuits in accordance with said stress pattern;e) extracting said pixel parameter from the stressed pixel circuits using at least one of the voltage sensor, the current sensor, and the photo sensor;f) determining that the pixel parameter extracted from the stressed pixel circuits is not within a preselected range using the controller and updating the stress history; andg) after repeating steps c) to f) a number of times while the pixel parameter is not within the preselected range, repeating steps c) to e) once and thereafter determining that the pixel parameter extracted from the stressed pixel circuits is within the preselected range and returning said array of pixel circuits to normal operation.
  • 2. The method according to claim 1, wherein the pixel parameter comprises threshold voltage of a drive transistor in each active pixel circuit.
  • 3. The method according to claim 1, wherein the pixel parameter comprises luminance level.
  • 4. The method according to claim 1, wherein the pixel parameter comprises current output of each pixel circuit.
  • 5. The method according to claim 1, wherein the pixel parameter comprises a variation between the pixel parameter across the array of pixel circuits.
  • 6. The method according to claim 1, wherein step d) comprises applying stress to said pixel circuits using a current supply.
  • 7. The method according to claim 1, wherein the stress history includes stress time and stress level.
  • 8. The method according to claim 1, wherein the stress history includes average stress condition of each pixel circuit during the usage cycle.
  • 9. The method according to claim 1, wherein step e) is conducted at the same time as step d).
  • 10. The method according to claim 1, wherein step e) is conducted after step d).
  • 11. A system for equalizing the pixel circuits in an array of pixel circuits, said system comprising a plurality of active pixel circuits for displaying an image, the active pixel circuits each including semiconductor devices that age differently under different ambient and stress conditionsa controller coupled to said array of pixel circuits and configured to: a) create a stress history of said pixel circuits during or after a usage cycle, said stress history comprising data for tracking a history of stress said pixel circuits have been subjected to;b) control extraction of a pixel parameter from said array after the usage cycle;c) update a stress pattern for said array, based on the extracted pixel parameter and the stress history;d) control application of stress to said pixel circuits in accordance with said stress pattern;e) control extraction of said pixel parameter from the stressed pixel circuits;f) determine whether the pixel parameter extracted from the stressed pixel circuits is within a preselected range; andwhen the pixel parameter is not within the preselected range: updating the stress history, and repeating steps c) to f)when the pixel parameter is within the preselected range, return said array of pixel circuits to normal operation.
  • 12. The system according to claim 11, wherein the pixel parameter comprises threshold voltage of a drive transistor in each active pixel circuit; and further comprising a voltage sensor for extraction of the threshold voltage.
  • 13. The system according to claim 11, wherein the pixel parameter comprises luminance level; and further comprising at least one photo sensor for extraction of the luminance level of each pixel circuit.
  • 14. The system according to claim 11, wherein the pixel parameter comprises current output of the pixel circuit; and further comprising at least one current sensor for extraction of the current output.
  • 15. The system according to claim 11, wherein the pixel parameter comprises a variation between the pixel parameter across the array of pixel circuits.
  • 16. The system according to claim 11, further comprising a current supply and readout circuit for applying stress to said pixel circuits.
  • 17. The system according to claim 11, wherein the stress history includes stress time and stress level.
  • 18. The system according to claim 11, wherein the stress history includes average stress condition of each pixel circuit during the usage cycle.
  • 19. The system according to claim 11, wherein step e) is conducted at the same time as step d).
  • 20. The system according to claim 11, wherein step e) is conducted after step d).
Priority Claims (1)
Number Date Country Kind
CA 2692097 Feb 2010 CA national
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 14/590,105, filed Jan. 6, 2015, now allowed, which is a continuation-in-part of and claims priority to U.S. patent application Ser. No. 14/322,443, filed Jul. 2, 2014, which is a continuation-in-part of U.S. patent application Ser. No. 14/314,514, filed Jun. 25, 2014, which is a continuation-in-part of U.S. patent application Ser. No. 14/286,711, filed May 23, 2014, now U.S. Pat. No. 9,881,532, which is a continuation-in-part of U.S. patent application Ser. No. 14/027,811, filed Sep. 16, 2013, now U.S. Pat. No. 9,430,958, which is a continuation of U.S. patent application Ser. No. 13/020,252, filed Feb. 3, 2011, now U.S. Pat. No. 8,589,100, which claims priority to Canadian Application No. 2,692,097, filed Feb. 4, 2010, each of which is hereby incorporated by reference herein in its entirety.

US Referenced Citations (637)
Number Name Date Kind
3506851 Polkinghorn Apr 1970 A
3774055 Bapat Nov 1973 A
4090096 Nagami May 1978 A
4160934 Kirsch Jul 1979 A
4295091 Ponkala Oct 1981 A
4354162 Wright Oct 1982 A
4943956 Noro Jul 1990 A
4996523 Bell Feb 1991 A
5153420 Hack Oct 1992 A
5198803 Shie Mar 1993 A
5204661 Hack Apr 1993 A
5266515 Robb Nov 1993 A
5489918 Mosier Feb 1996 A
5498880 Lee Mar 1996 A
5557342 Eto Sep 1996 A
5561381 Jenkins Oct 1996 A
5572444 Lentz Nov 1996 A
5589847 Lewis Dec 1996 A
5619033 Weisfield Apr 1997 A
5648276 Hara Jul 1997 A
5670973 Bassetti Sep 1997 A
5684365 Tang Nov 1997 A
5691783 Numao Nov 1997 A
5714968 Ikeda Feb 1998 A
5723950 Wei Mar 1998 A
5744824 Kousai Apr 1998 A
5745660 Kolpatzik Apr 1998 A
5748160 Shieh May 1998 A
5815303 Berlin Sep 1998 A
5870071 Kawahata Feb 1999 A
5874803 Garbuzov Feb 1999 A
5880582 Sawada Mar 1999 A
5903248 Irwin May 1999 A
5917280 Burrows Jun 1999 A
5923794 McGrath Jul 1999 A
5945972 Okumura Aug 1999 A
5949398 Kim Sep 1999 A
5952789 Stewart Sep 1999 A
5952991 Akiyama Sep 1999 A
5982104 Sasaki Nov 1999 A
5990629 Yamada Nov 1999 A
6023259 Howard Feb 2000 A
6069365 Chow May 2000 A
6091203 Kawashima Jul 2000 A
6097360 Holloman Aug 2000 A
6144222 Ho Nov 2000 A
6177915 Beeteson Jan 2001 B1
6229506 Dawson May 2001 B1
6229508 Kane May 2001 B1
6246180 Nishigaki Jun 2001 B1
6252248 Sano Jun 2001 B1
6259424 Kurogane Jul 2001 B1
6262589 Tamukai Jul 2001 B1
6271825 Greene Aug 2001 B1
6288696 Holloman Sep 2001 B1
6304039 Appelberg Oct 2001 B1
6307322 Dawson Oct 2001 B1
6310962 Chung Oct 2001 B1
6320325 Cok Nov 2001 B1
6323631 Juang Nov 2001 B1
6329971 McKnight Dec 2001 B2
6356029 Hunter Mar 2002 B1
6373454 Knapp Apr 2002 B1
6377237 Sojourner Apr 2002 B1
6392617 Gleason May 2002 B1
6404139 Sasaki Jun 2002 B1
6414661 Shen Jul 2002 B1
6417825 Stewart Jul 2002 B1
6433488 Bu Aug 2002 B1
6437106 Stoner Aug 2002 B1
6445369 Yang Sep 2002 B1
6475845 Kimura Nov 2002 B2
6501098 Yamazaki Dec 2002 B2
6501466 Yamagishi Dec 2002 B1
6518962 Kimura Feb 2003 B2
6522315 Ozawa Feb 2003 B2
6525683 Gu Feb 2003 B1
6531827 Kawashima Mar 2003 B2
6541921 Luciano, Jr. Apr 2003 B1
6542138 Shannon Apr 2003 B1
6555420 Yamazaki Apr 2003 B1
6577302 Hunter Jun 2003 B2
6580408 Bae Jun 2003 B1
6580657 Sanford Jun 2003 B2
6583398 Harkin Jun 2003 B2
6583775 Sekiya Jun 2003 B1
6594606 Everitt Jul 2003 B2
6618030 Kane Sep 2003 B2
6639244 Yamazaki Oct 2003 B1
6668645 Gilmour Dec 2003 B1
6677713 Sung Jan 2004 B1
6680580 Sung Jan 2004 B1
6687266 Ma Feb 2004 B1
6690000 Muramatsu Feb 2004 B1
6690344 Takeuchi Feb 2004 B1
6693388 Oomura Feb 2004 B2
6693610 Shannon Feb 2004 B2
6697057 Koyama Feb 2004 B2
6720942 Lee Apr 2004 B2
6724151 Yoo Apr 2004 B2
6734636 Sanford May 2004 B2
6738034 Kaneko May 2004 B2
6738035 Fan May 2004 B1
6753655 Shih Jun 2004 B2
6753834 Mikami Jun 2004 B2
6756741 Li Jun 2004 B2
6756952 Decaux Jun 2004 B1
6756958 Furuhashi Jun 2004 B2
6756985 Hirotsune Jun 2004 B1
6765549 Yamazaki Jul 2004 B1
6771028 Winters Aug 2004 B1
6777712 Sanford Aug 2004 B2
6777888 Kondo Aug 2004 B2
6781306 Park Aug 2004 B2
6781567 Kimura Aug 2004 B2
6792157 Koshi Sep 2004 B1
6806497 Jo Oct 2004 B2
6806638 Lih Oct 2004 B2
6806857 Sempel Oct 2004 B2
6809706 Shimoda Oct 2004 B2
6815975 Nara Nov 2004 B2
6828950 Koyama Dec 2004 B2
6853371 Miyajima Feb 2005 B2
6859193 Yumoto Feb 2005 B1
6873117 Ishizuka Mar 2005 B2
6876346 Anzai Apr 2005 B2
6885356 Hashimoto Apr 2005 B2
6900485 Lee May 2005 B2
6903734 Eu Jun 2005 B2
6909243 Inukai Jun 2005 B2
6909419 Zavracky Jun 2005 B2
6911960 Yokoyama Jun 2005 B1
6911964 Lee Jun 2005 B2
6914448 Jinno Jul 2005 B2
6919871 Kwon Jul 2005 B2
6924602 Komiya Aug 2005 B2
6937215 Lo Aug 2005 B2
6937220 Kitaura Aug 2005 B2
6940214 Komiya Sep 2005 B1
6943500 LeChevalier Sep 2005 B2
6943761 Everitt Sep 2005 B2
6947022 McCartney Sep 2005 B2
6954194 Matsumoto Oct 2005 B2
6956547 Bae Oct 2005 B2
6975142 Azami Dec 2005 B2
6975332 Arnold Dec 2005 B2
6995510 Murakami Feb 2006 B2
6995519 Arnold Feb 2006 B2
7023408 Chen Apr 2006 B2
7027015 Booth, Jr. Apr 2006 B2
7027078 Reihl Apr 2006 B2
7034793 Sekiya Apr 2006 B2
7038392 Libsch May 2006 B2
7053875 Chou May 2006 B2
7057359 Hung Jun 2006 B2
7061263 Ong Jun 2006 B1
7061451 Kimura Jun 2006 B2
7064733 Cok Jun 2006 B2
7071932 Libsch Jul 2006 B2
7088051 Cok Aug 2006 B1
7088052 Kimura Aug 2006 B2
7102378 Kuo Sep 2006 B2
7106285 Naugler Sep 2006 B2
7112820 Chang Sep 2006 B2
7116058 Lo Oct 2006 B2
7119493 Fryer Oct 2006 B2
7122835 Ikeda Oct 2006 B1
7127380 Iverson Oct 2006 B1
7129914 Knapp Oct 2006 B2
7129938 Naugler Oct 2006 B2
7161566 Cok Jan 2007 B2
7164417 Cok Jan 2007 B2
7193589 Yoshida Mar 2007 B2
7199768 Ono Apr 2007 B2
7224332 Cok May 2007 B2
7227519 Kawase Jun 2007 B1
7245277 Ishizuka Jul 2007 B2
7246912 Burger Jul 2007 B2
7248236 Nathan Jul 2007 B2
7262753 Tanghe Aug 2007 B2
7274363 Ishizuka Sep 2007 B2
7310092 Imamura Dec 2007 B2
7315295 Kimura Jan 2008 B2
7321348 Cok Jan 2008 B2
7339560 Sun Mar 2008 B2
7355574 Leon Apr 2008 B1
7358941 Ono Apr 2008 B2
7368868 Sakamoto May 2008 B2
7394195 Kato Jul 2008 B2
7397485 Miller Jul 2008 B2
7411571 Huh Aug 2008 B2
7414600 Nathan Aug 2008 B2
7423617 Giraldo Sep 2008 B2
7453054 Lee Nov 2008 B2
7463222 Fish Dec 2008 B2
7474285 Kimura Jan 2009 B2
7502000 Yuki Mar 2009 B2
7528812 Tsuge May 2009 B2
7535449 Miyazawa May 2009 B2
7554512 Steer Jun 2009 B2
7569849 Nathan Aug 2009 B2
7576718 Miyazawa Aug 2009 B2
7580012 Kim Aug 2009 B2
7589707 Chou Sep 2009 B2
7605792 Son Oct 2009 B2
7609239 Chang Oct 2009 B2
7619594 Hu Nov 2009 B2
7619597 Nathan Nov 2009 B2
7633470 Kane Dec 2009 B2
7656370 Schneider Feb 2010 B2
7675485 Steer Mar 2010 B2
7800558 Routley Sep 2010 B2
7847764 Cok Dec 2010 B2
7859492 Kohno Dec 2010 B2
7868859 Tomida Jan 2011 B2
7876294 Sasaki Jan 2011 B2
7924249 Nathan Apr 2011 B2
7932883 Klompenhouwer Apr 2011 B2
7960917 Kimura Jun 2011 B2
7969390 Yoshida Jun 2011 B2
7978187 Nathan Jul 2011 B2
7994712 Sung Aug 2011 B2
8026876 Nathan Sep 2011 B2
8031180 Miyamoto Oct 2011 B2
8049420 Tamura Nov 2011 B2
8077123 Naugler, Jr. Dec 2011 B2
8115707 Nathan Feb 2012 B2
8208084 Lin Jun 2012 B2
8223177 Nathan Jul 2012 B2
8232939 Nathan Jul 2012 B2
8259044 Nathan Sep 2012 B2
8264431 Bulovic Sep 2012 B2
8279143 Nathan Oct 2012 B2
8294696 Min Oct 2012 B2
8299984 Nathan Oct 2012 B2
8310413 Fish Nov 2012 B2
8314783 Sambandan Nov 2012 B2
8339386 Leon Dec 2012 B2
8441206 Myers May 2013 B2
8493296 Ogawa Jul 2013 B2
8581809 Nathan Nov 2013 B2
8589100 Chaji Nov 2013 B2
8654114 Shimizu Feb 2014 B2
9125278 Nathan Sep 2015 B2
9368063 Chaji Jun 2016 B2
9418587 Chaji Aug 2016 B2
9430958 Chaji Aug 2016 B2
9472139 Nathan Oct 2016 B2
9489891 Nathan Nov 2016 B2
9489897 Jaffari Nov 2016 B2
9502653 Chaji Nov 2016 B2
9530349 Chaji Dec 2016 B2
9530352 Nathan Dec 2016 B2
9536460 Chaji Jan 2017 B2
9536465 Chaji Jan 2017 B2
9589490 Chaji Mar 2017 B2
9633597 Nathan Apr 2017 B2
9640112 Jaffari May 2017 B2
9721512 Soni Aug 2017 B2
9741279 Chaji Aug 2017 B2
9741282 Giannikouris Aug 2017 B2
9761170 Chaji Sep 2017 B2
9773439 Chaji Sep 2017 B2
9773441 Chaji Sep 2017 B2
9786209 Chaji Oct 2017 B2
20010002703 Koyama Jun 2001 A1
20010009283 Arao Jul 2001 A1
20010024181 Kubota Sep 2001 A1
20010024186 Kane Sep 2001 A1
20010026257 Kimura Oct 2001 A1
20010030323 Ikeda Oct 2001 A1
20010035863 Kimura Nov 2001 A1
20010038367 Inukai Nov 2001 A1
20010040541 Yoneda Nov 2001 A1
20010043173 Troutman Nov 2001 A1
20010045929 Prache Nov 2001 A1
20010052606 Sempel Dec 2001 A1
20010052940 Hagihara Dec 2001 A1
20020000576 Inukai Jan 2002 A1
20020011796 Koyama Jan 2002 A1
20020011799 Kimura Jan 2002 A1
20020012057 Kimura Jan 2002 A1
20020014851 Tai Feb 2002 A1
20020018034 Ohki Feb 2002 A1
20020030190 Ohtani Mar 2002 A1
20020047565 Nara Apr 2002 A1
20020052086 Maeda May 2002 A1
20020067134 Kawashima Jun 2002 A1
20020084463 Sanford Jul 2002 A1
20020101152 Kimura Aug 2002 A1
20020101172 Bu Aug 2002 A1
20020105279 Kimura Aug 2002 A1
20020117722 Osada Aug 2002 A1
20020122308 Ikeda Sep 2002 A1
20020158587 Komiya Oct 2002 A1
20020158666 Azami Oct 2002 A1
20020158823 Zavracky Oct 2002 A1
20020167471 Everitt Nov 2002 A1
20020167474 Everitt Nov 2002 A1
20020169575 Everitt Nov 2002 A1
20020180369 Koyama Dec 2002 A1
20020180721 Kimura Dec 2002 A1
20020181276 Yamazaki Dec 2002 A1
20020183945 Everitt Dec 2002 A1
20020186214 Siwinski Dec 2002 A1
20020190924 Asano Dec 2002 A1
20020190971 Nakamura Dec 2002 A1
20020195967 Kim Dec 2002 A1
20020195968 Sanford Dec 2002 A1
20030020413 Oomura Jan 2003 A1
20030030603 Shimoda Feb 2003 A1
20030043088 Booth Mar 2003 A1
20030057895 Kimura Mar 2003 A1
20030058226 Bertram Mar 2003 A1
20030062524 Kimura Apr 2003 A1
20030063081 Kimura Apr 2003 A1
20030071821 Sundahl Apr 2003 A1
20030076048 Rutherford Apr 2003 A1
20030090447 Kimura May 2003 A1
20030090481 Kimura May 2003 A1
20030107560 Yumoto Jun 2003 A1
20030111966 Mikami Jun 2003 A1
20030122745 Miyazawa Jul 2003 A1
20030122749 Booth, Jr. Jul 2003 A1
20030122813 Ishizuki Jul 2003 A1
20030142088 LeChevalier Jul 2003 A1
20030146897 Hunter Aug 2003 A1
20030151569 Lee Aug 2003 A1
20030156101 Le Chevalier Aug 2003 A1
20030169241 LeChevalier Sep 2003 A1
20030174152 Noguchi Sep 2003 A1
20030179626 Sanford Sep 2003 A1
20030185438 Osawa Oct 2003 A1
20030197663 Lee Oct 2003 A1
20030210256 Mori Nov 2003 A1
20030230141 Gilmour Dec 2003 A1
20030230980 Forrest Dec 2003 A1
20030231148 Lin Dec 2003 A1
20040032382 Cok Feb 2004 A1
20040036457 Tokioka Feb 2004 A1
20040036708 Evanicky Feb 2004 A1
20040041750 Abe Mar 2004 A1
20040051469 Ha Mar 2004 A1
20040066357 Kawasaki Apr 2004 A1
20040070557 Asano Apr 2004 A1
20040070565 Nayar Apr 2004 A1
20040090186 Kanauchi May 2004 A1
20040090400 Yoo May 2004 A1
20040095297 Libsch May 2004 A1
20040100427 Miyazawa May 2004 A1
20040108518 Jo Jun 2004 A1
20040135749 Kondakov Jul 2004 A1
20040140982 Pate Jul 2004 A1
20040145547 Oh Jul 2004 A1
20040150592 Mizukoshi Aug 2004 A1
20040150594 Koyama Aug 2004 A1
20040150595 Kasai Aug 2004 A1
20040155841 Kasai Aug 2004 A1
20040174347 Sun Sep 2004 A1
20040174349 Libsch Sep 2004 A1
20040174354 Ono Sep 2004 A1
20040178743 Miller Sep 2004 A1
20040178974 Miller Sep 2004 A1
20040183759 Stevenson Sep 2004 A1
20040196275 Hattori Oct 2004 A1
20040207615 Yumoto Oct 2004 A1
20040227697 Mori Nov 2004 A1
20040233125 Tanghe Nov 2004 A1
20040239596 Ono Dec 2004 A1
20040246246 Tobita Dec 2004 A1
20040252089 Ono Dec 2004 A1
20040257313 Kawashima Dec 2004 A1
20040257353 Imamura Dec 2004 A1
20040257355 Naugler Dec 2004 A1
20040263437 Hattori Dec 2004 A1
20040263444 Kimura Dec 2004 A1
20040263445 Inukai Dec 2004 A1
20040263541 Takeuchi Dec 2004 A1
20050007355 Miura Jan 2005 A1
20050007357 Yamashita Jan 2005 A1
20050007392 Kasai Jan 2005 A1
20050017650 Fryer Jan 2005 A1
20050024081 Kuo Feb 2005 A1
20050024393 Kondo Feb 2005 A1
20050030267 Tanghe Feb 2005 A1
20050057484 Diefenbaugh Mar 2005 A1
20050057580 Yamano Mar 2005 A1
20050067943 Sakaguchi Mar 2005 A1
20050067970 Libsch Mar 2005 A1
20050067971 Kane Mar 2005 A1
20050068270 Awakura Mar 2005 A1
20050068275 Kane Mar 2005 A1
20050073264 Matsumoto Apr 2005 A1
20050083323 Suzuki Apr 2005 A1
20050088103 Kageyama Apr 2005 A1
20050105031 Shih May 2005 A1
20050110420 Arnold May 2005 A1
20050110807 Chang May 2005 A1
20050122294 Ben-David Jun 2005 A1
20050140598 Kim Jun 2005 A1
20050140610 Smith Jun 2005 A1
20050145891 Abe Jul 2005 A1
20050156831 Yamazaki Jul 2005 A1
20050162079 Sakamoto Jul 2005 A1
20050168416 Hashimoto Aug 2005 A1
20050179626 Yuki Aug 2005 A1
20050179628 Kimura Aug 2005 A1
20050185200 Tobol Aug 2005 A1
20050190610 Furukawa Sep 2005 A1
20050200575 Kim Sep 2005 A1
20050206590 Sasaki Sep 2005 A1
20050212787 Noguchi Sep 2005 A1
20050219184 Zehner Oct 2005 A1
20050225683 Nozawa Oct 2005 A1
20050248515 Naugler Nov 2005 A1
20050269959 Uchino Dec 2005 A1
20050269960 Ono Dec 2005 A1
20050280615 Cok Dec 2005 A1
20050280766 Johnson Dec 2005 A1
20050285822 Reddy Dec 2005 A1
20050285825 Eom Dec 2005 A1
20060001613 Routley Jan 2006 A1
20060007072 Choi Jan 2006 A1
20060007206 Reddy Jan 2006 A1
20060007249 Reddy Jan 2006 A1
20060012310 Chen Jan 2006 A1
20060012311 Ogawa Jan 2006 A1
20060015272 Giraldo Jan 2006 A1
20060022204 Steer Feb 2006 A1
20060022305 Yamashita Feb 2006 A1
20060022907 Uchino Feb 2006 A1
20060027807 Nathan Feb 2006 A1
20060030084 Young Feb 2006 A1
20060038501 Koyama Feb 2006 A1
20060038758 Routley Feb 2006 A1
20060038762 Chou Feb 2006 A1
20060044227 Hadcock Mar 2006 A1
20060061248 Cok Mar 2006 A1
20060063281 Cok Mar 2006 A1
20060066533 Sato Mar 2006 A1
20060007713 Cok Apr 2006 A1
20060077134 Hector Apr 2006 A1
20060077136 Cok Apr 2006 A1
20060077142 Kwon Apr 2006 A1
20060082523 Guo Apr 2006 A1
20060092185 Jo May 2006 A1
20060097628 Suh May 2006 A1
20060097631 Lee May 2006 A1
20060103324 Kim May 2006 A1
20060103611 Choi May 2006 A1
20060125740 Shirasaki Jun 2006 A1
20060132634 Kudoh Jun 2006 A1
20060149493 Sambandan Jul 2006 A1
20060170623 Naugler, Jr. Aug 2006 A1
20060176250 Nathan Aug 2006 A1
20060208961 Nathan Sep 2006 A1
20060208971 Deane Sep 2006 A1
20060214888 Schneider Sep 2006 A1
20060231740 Kasai Oct 2006 A1
20060232522 Roy Oct 2006 A1
20060244697 Lee Nov 2006 A1
20060256048 Fish Nov 2006 A1
20060261841 Fish Nov 2006 A1
20060273997 Nathan Dec 2006 A1
20060279481 Haruna Dec 2006 A1
20060284801 Yoon Dec 2006 A1
20060284802 Kohno Dec 2006 A1
20060284895 Maren Dec 2006 A1
20060290614 Nathan Dec 2006 A1
20060290618 Goto Dec 2006 A1
20070001937 Park Jan 2007 A1
20070001939 Hashimoto Jan 2007 A1
20070008251 Kohno Jan 2007 A1
20070008268 Park Jan 2007 A1
20070008297 Bassetti Jan 2007 A1
20070057873 Uchino Mar 2007 A1
20070057874 Le Roy Mar 2007 A1
20070069998 Naugler Mar 2007 A1
20070075727 Nakano Apr 2007 A1
20070076226 Klompenhouwer Apr 2007 A1
20070080905 Takahara Apr 2007 A1
20070080906 Tanabe Apr 2007 A1
20070080908 Nathan Apr 2007 A1
20070097038 Yamazaki May 2007 A1
20070097041 Park May 2007 A1
20070103411 Cok May 2007 A1
20070103419 Uchino May 2007 A1
20070115221 Buchhauser May 2007 A1
20070126672 Tada Jun 2007 A1
20070164664 Ludwicki Jul 2007 A1
20070164937 Jung Jul 2007 A1
20070164938 Shin Jul 2007 A1
20070164959 Childs Jul 2007 A1
20070182671 Nathan Aug 2007 A1
20070195020 Nathan Aug 2007 A1
20070236134 Ho Oct 2007 A1
20070236440 Wacyk Oct 2007 A1
20070236517 Kimpe Oct 2007 A1
20070241999 Lin Oct 2007 A1
20070273294 Nagayama Nov 2007 A1
20070285359 Ono Dec 2007 A1
20070290957 Cok Dec 2007 A1
20070290958 Cok Dec 2007 A1
20070296672 Kim Dec 2007 A1
20080001525 Chao Jan 2008 A1
20080001544 Murakami Jan 2008 A1
20080012804 Kim Jan 2008 A1
20080024694 Kondo Jan 2008 A1
20080030518 Higgins Feb 2008 A1
20080036706 Kitazawa Feb 2008 A1
20080036708 Shirasaki Feb 2008 A1
20080042942 Takahashi Feb 2008 A1
20080042948 Yamashita Feb 2008 A1
20080048951 Naugler, Jr. Feb 2008 A1
20080055209 Cok Mar 2008 A1
20080055211 Ogawa Mar 2008 A1
20080074413 Ogura Mar 2008 A1
20080088549 Nathan Apr 2008 A1
20080088648 Nathan Apr 2008 A1
20080111766 Uchino May 2008 A1
20080116787 Hsu May 2008 A1
20080117144 Nakano et al. May 2008 A1
20080136770 Peker Jun 2008 A1
20080150845 Ishii Jun 2008 A1
20080150847 Kim Jun 2008 A1
20080158115 Cordes Jul 2008 A1
20080158648 Cummings Jul 2008 A1
20080170004 Jung Jul 2008 A1
20080174335 Maekawa Jul 2008 A1
20080191976 Nathan Aug 2008 A1
20080198103 Toyomura Aug 2008 A1
20080211749 Weitbruch Sep 2008 A1
20080218451 Miyamoto Sep 2008 A1
20080225183 Tomizawa Sep 2008 A1
20080231558 Naugler Sep 2008 A1
20080231562 Kwon Sep 2008 A1
20080231625 Minami Sep 2008 A1
20080246713 Lee Oct 2008 A1
20080252223 Toyoda Oct 2008 A1
20080252571 Hente Oct 2008 A1
20080259020 Fisekovic Oct 2008 A1
20080284768 Yoshida et al. Nov 2008 A1
20080290805 Yamada Nov 2008 A1
20080297055 Miyake Dec 2008 A1
20090015532 Katayama Jan 2009 A1
20090033598 Suh Feb 2009 A1
20090058772 Lee Mar 2009 A1
20090109142 Takahara Apr 2009 A1
20090121994 Miyata May 2009 A1
20090146926 Sung Jun 2009 A1
20090160743 Tomida Jun 2009 A1
20090174628 Wang Jul 2009 A1
20090184901 Kwon Jul 2009 A1
20090195483 Naugler, Jr. Aug 2009 A1
20090201281 Routley Aug 2009 A1
20090206764 Schemmann Aug 2009 A1
20090207160 Shirasaki Aug 2009 A1
20090213046 Nam Aug 2009 A1
20090244046 Seto Oct 2009 A1
20090262047 Yamashita Oct 2009 A1
20090309503 Kim Dec 2009 A1
20100004891 Ahlers Jan 2010 A1
20100026725 Smith Feb 2010 A1
20100033469 Nathan Feb 2010 A1
20100039422 Seto Feb 2010 A1
20100039458 Nathan Feb 2010 A1
20100045646 Kishi Feb 2010 A1
20100045650 Fish Feb 2010 A1
20100060911 Marcu Mar 2010 A1
20100073335 Min Mar 2010 A1
20100073357 Min Mar 2010 A1
20100079419 Shibusawa Apr 2010 A1
20100085282 Yu Apr 2010 A1
20100103160 Jeon Apr 2010 A1
20100103203 Choi Apr 2010 A1
20100134469 Ogura Jun 2010 A1
20100134475 Ogura Jun 2010 A1
20100165002 Ahn Jul 2010 A1
20100176746 Catalano Jul 2010 A1
20100188320 Min Jul 2010 A1
20100194670 Cok Aug 2010 A1
20100207960 Kimpe Aug 2010 A1
20100225630 Levey Sep 2010 A1
20100251295 Amento Sep 2010 A1
20100277400 Jeong Nov 2010 A1
20100315319 Cok Dec 2010 A1
20110032232 Smith Feb 2011 A1
20110050870 Hanari Mar 2011 A1
20110063197 Chung Mar 2011 A1
20110069051 Nakamura Mar 2011 A1
20110069089 Kopf Mar 2011 A1
20110069094 Knapp Mar 2011 A1
20110069096 Li Mar 2011 A1
20110074750 Leon Mar 2011 A1
20110074762 Shirasaki Mar 2011 A1
20110109610 Yamamoto May 2011 A1
20110149166 Botzas Jun 2011 A1
20110169798 Lee Jul 2011 A1
20110175895 Hayakawa Jul 2011 A1
20110181630 Smith Jul 2011 A1
20110191042 Chaji Aug 2011 A1
20110199395 Nathan Aug 2011 A1
20110227964 Chaji Sep 2011 A1
20110242074 Bert Oct 2011 A1
20110273399 Lee Nov 2011 A1
20110279488 Nathan Nov 2011 A1
20110292006 Kim Dec 2011 A1
20110293480 Mueller Dec 2011 A1
20120044232 Yamada Feb 2012 A1
20120044272 Han Feb 2012 A1
20120056558 Toshiya Mar 2012 A1
20120062565 Fuchs Mar 2012 A1
20120082464 Yasuda Apr 2012 A1
20120262184 Shen Oct 2012 A1
20120299970 Bae Nov 2012 A1
20120299973 Jaffari Nov 2012 A1
20120299978 Chaji Nov 2012 A1
20130000273 Nathan Jan 2013 A1
20130002527 Kim Jan 2013 A1
20130057595 Nathan Mar 2013 A1
20130112960 Chaji May 2013 A1
20130135272 Park May 2013 A1
20130162617 Yoon Jun 2013 A1
20130201223 Li Aug 2013 A1
20130241813 Tanaka Sep 2013 A1
20130309821 Yoo Nov 2013 A1
20130321671 Cote Dec 2013 A1
20140015824 Chaji Jan 2014 A1
20140022289 Lee Jan 2014 A1
20140043316 Chaji Feb 2014 A1
20140055500 Lai Feb 2014 A1
20140111567 Nathan Apr 2014 A1
20140176403 Inoue Jun 2014 A1
20150366016 Kitamura Dec 2015 A1
20160005342 Park Jan 2016 A1
20160275860 Wu Sep 2016 A1
20170011674 Chaji Jan 2017 A1
Foreign Referenced Citations (161)
Number Date Country
1 294 034 Jan 1992 CA
2 109 951 Nov 1992 CA
2 249 592 Jul 1998 CA
2 368 386 Sep 1999 CA
2 242 720 Jan 2000 CA
2 354 018 Jun 2000 CA
2 432 530 Jul 2002 CA
2 436 451 Aug 2002 CA
2 438 577 Aug 2002 CA
2 463 653 Jan 2004 CA
2 498 136 Mar 2004 CA
2 522 396 Nov 2004 CA
2 443 206 Mar 2005 CA
2 472 671 Dec 2005 CA
2 567 076 Jan 2006 CA
2526436 Feb 2006 CA
2 526 782 Apr 2006 CA
2 541 531 Jul 2006 CA
2 550 102 Apr 2008 CA
2 773 699 Oct 2013 CA
1381032 Nov 2002 CN
1448908 Oct 2003 CN
1538377 Oct 2004 CN
1623180 Jun 2005 CN
1682267 Oct 2005 CN
1758309 Apr 2006 CN
1760945 Apr 2006 CN
1886774 Dec 2006 CN
1897093 Jul 2007 CN
100375141 Mar 2008 CN
101164377 Apr 2008 CN
101194300 Jun 2008 CN
101300618 Nov 2008 CN
101315742 Dec 2008 CN
101449311 Jun 2009 CN
101477783 Jul 2009 CN
101615376 Dec 2009 CN
101763838 Jan 2010 CN
101923828 Dec 2010 CN
102187679 Sep 2011 CN
102414737 Apr 2012 CN
102656621 Sep 2012 CN
102725786 Oct 2012 CN
102741910 Oct 2012 CN
103051917 Apr 2013 CN
103280162 Sep 2013 CN
0 158 366 Oct 1985 EP
1 028 471 Aug 2000 EP
1 111577 Jun 2001 EP
1 130 565 Sep 2001 EP
1 194 013 Apr 2002 EP
1 335 430 Aug 2003 EP
1 372 136 Dec 2003 EP
1 381 019 Jan 2004 EP
1 418 566 May 2004 EP
1 429 312 Jun 2004 EP
145 0341 Aug 2004 EP
1 465 143 Oct 2004 EP
1 469 448 Oct 2004 EP
1 521 203 Apr 2005 EP
1 594 347 Nov 2005 EP
1 784 055 May 2007 EP
1854338 Nov 2007 EP
1 879 169 Jan 2008 EP
1 879 172 Jan 2008 EP
2395499 Dec 2011 EP
2 389 951 Dec 2003 GB
1272298 Oct 1989 JP
4-042619 Feb 1992 JP
6-314977 Nov 1994 JP
8-340243 Dec 1996 JP
09-090405 Apr 1997 JP
10-254410 Sep 1998 JP
11-202295 Jul 1999 JP
11-219146 Aug 1999 JP
11 231805 Aug 1999 JP
11-282419 Oct 1999 JP
2000-056847 Feb 2000 JP
2000-81607 Mar 2000 JP
2001-134217 May 2001 JP
2001-195014 Jul 2001 JP
2002-055654 Feb 2002 JP
2002-91376 Mar 2002 JP
2002-514320 May 2002 JP
2002-229513 Aug 2002 JP
2002-278513 Sep 2002 JP
2002-333862 Nov 2002 JP
2003-076331 Mar 2003 JP
2003-124519 Apr 2003 JP
2003-177709 Jun 2003 JP
2003-271095 Sep 2003 JP
2003-308046 Oct 2003 JP
2003-317944 Nov 2003 JP
2004-004675 Jan 2004 JP
2004-045648 Feb 2004 JP
2004-145197 May 2004 JP
2004-287345 Oct 2004 JP
2005-057217 Mar 2005 JP
2006-284970 Oct 2006 JP
2007-065015 Mar 2007 JP
2007-155754 Jun 2007 JP
2007-163712 Jun 2007 JP
2007-206590 Aug 2007 JP
2008-102335 May 2008 JP
4-158570 Oct 2008 JP
2009-265621 Nov 2009 JP
2013-506168 Feb 2013 JP
2003-195813 Jul 2013 JP
2004-0100887 Dec 2004 KR
342486 Oct 1998 TW
473622 Jan 2002 TW
485337 May 2002 TW
502233 Sep 2002 TW
538650 Jun 2003 TW
1221268 Sep 2004 TW
1223092 Nov 2004 TW
I 248321 Jan 2006 TW
200727247 Jul 2007 TW
WO 199848403 Oct 1998 WO
WO 199948079 Sep 1999 WO
WO 200106484 Jan 2001 WO
WO 200127910 Apr 2001 WO
WO 200163587 Aug 2001 WO
WO 2002067327 Aug 2002 WO
WO 2003001496 Jan 2003 WO
WO 2003034389 Apr 2003 WO
WO 2003058594 Jul 2003 WO
WO 2003063124 Jul 2003 WO
WO 2003077231 Sep 2003 WO
WO 2004003877 Jan 2004 WO
WO 2004025615 Mar 2004 WO
WO 2004034364 Apr 2004 WO
WO 2004047058 Jun 2004 WO
WO 2004066249 Aug 2004 WO
WO 2004104975 Dec 2004 WO
WO 2005022498 Mar 2005 WO
WO 2005022500 Mar 2005 WO
WO 2005029455 Mar 2005 WO
WO 2005029456 Mar 2005 WO
WO2005034072 Apr 2005 WO
WO 2005055185 Jun 2005 WO
WO 2006000101 Jan 2006 WO
WO 2006053424 May 2006 WO
WO 2006063448 Jun 2006 WO
WO 2006084360 Aug 2006 WO
WO 2007003877 Jan 2007 WO
WO 2007079572 Jul 2007 WO
WO 2007090287 Aug 2007 WO
WO 2007120849 Oct 2007 WO
WO 2009048618 Apr 2009 WO
WO 2009055920 May 2009 WO
WO 2009127065 Oct 2009 WO
WO 2010023270 Mar 2010 WO
WO 2010146707 Dec 2010 WO
WO 2011041224 Apr 2011 WO
WO 2011064761 Jun 2011 WO
WO 2011067729 Jun 2011 WO
WO 2012160424 Nov 2012 WO
WO 2012160471 Nov 2012 WO
WO 2012164474 Dec 2012 WO
WO 2012164475 Dec 2012 WO
Non-Patent Literature Citations (137)
Entry
Ahnood: “Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements”; dated Aug. 2009.
Alexander: “Pixel circuits and drive schemes for glass and elastic AMOLED displays”; dated Jul. 2005 (9 pages).
Alexander: “Unique Electrical Measurements Technology for Compensation Inspection and Process Diagnostics of AMOLED HDTV”; dated May 2010 (4 pages).
Ashtiani: “AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation”; dated Mar. 2007 (4 pages).
Chaji: “A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays”; dated Jul. 2008 (5 pages).
Chaji: “A fast settling current driver based on the CCII for AMOLED displays”; dated Dec. 2009 (6 pages).
Chaji: “A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V˜T- and V˜O˜L˜E˜D Shift Compensation”; dated May 2007 (4 pages).
Chaji: “A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays”; dated Jun. 2005 (4 pages).
Chaji: “A low-power high-performance digital circuit for deep submicron technologies”; dated Jun. 2005 (4 pages).
Chaji: “A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs”; dated Oct. 2005 (3 pages).
Chaji: “A Novel Driving Scheme and Pixel Circuit for AMOLED Displays”; dated Jun. 2006 (4 pages).
Chaji: “A Novel Driving Scheme for High Resolution Large-area a-Si:H AMOLED displays”; dated Aug. 2005 (3 pages).
Chaji: “A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays”; dated Dec. 2006 (12 pages).
Chaji: “A Sub-μA fast-settling current-programmed pixel circuit for AMOLED displays”; dated Sep. 2007.
Chaji: “An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays”; dated Oct. 2006.
Chaji: “Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices”; dated Aug. 2008.
Chaji: “Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel”; dated Apr. 2005 (2 pages).
Chaji: “Dynamic-effect compensation technique for stable a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji: “Electrical Compensation of OLED Luminance Degradation”; dated Dec. 2007 (3 pages).
Chaji: “eUTDSP: a design study of a new VLIW-based DSP architecture”; dated May 2003 (4 pages).
Chaji: “Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors”; dated Feb. 2009 (8 pages).
Chaji: “High Speed Low Power Adder Design With A New Logic Style: Pseudo Dynamic Logic (SDL)”; dated Oct. 2001 (4 pages).
Chaji: “High-precision fast current source for large-area current-programmed a-Si flat panels”; dated Sep. 2006 (4 pages).
Chaji: “Low-Cost AMOLED Television with IGNIS Compensating Technolgy”; dated May 2008 (4 pages).
Chaji: “Low-Cost Stable a-Si:H AMOLED Display for Portable Applications”; dated Jun. 2006 (4 pages).
Chaji: “Low-Power Low-Cost Volatage-Programmed a-Si:H AMOLED Display”; dated Jun. 2008 (5 pages).
Chaji: “Merged phototransistor pixel with enhance near infrared response and flicker noise reduction for biomolecular imaging”; dated Nov. 2008 (3 pages).
Chaji: “Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays”; dated May 2007 (6 pages).
Chaji: “Psuedo dynamic logic (SDL): a high-speed and low-power dynamic logic family”; dated 2002 (4 pages).
Chaji: “Stabel a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors”; dated May 2006 (4 pages).
Chaji: “Stable Pixel Circuit for Small-Area High- Resolution a-Si:H AMOLED Displays”; dated Oct. 2008 (6 pages).
Chaji: “Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback”; dated Feb. 2010 (2 pages).
Chaji: “Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays”; dated 2008 (177 pages).
European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.
European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).
European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.
European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.
European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).
European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).
European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.
European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).
European Search Report for Application No. EP 10 16 6143 dated Sep. 3, 2010 (2 pages).
European Search Report for Application No. EP 10 83 4294.0-1903 dated Apr. 8, 2013 (9 pages).
European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).
Extended European Search Report for Application No. EP 11 73 9485.8 dated Aug. 6, 2013 (14 pages).
Extended European Search Report for Application No. EP 09 73 3076.5 dated Apr. 27, 2011 (13 pages).
Extended European Search Report for Application No. EP 11 16 8677.0 dated Nov. 29, 2012 (13 page).
Extended European Search Report for Application No. EP 11 19 1641.7 dated Jul. 11, 2012 (14 pages).
Extended European Search Report for Application No. EP 10834297 dated Oct. 27, 2014 (6 pages).
Extended European Search Report for Application No. EP 18172034.3 dated Jul. 16, 2018 (12 pages).
Fossum Eric R.. “Active Pixel Sensors: Are CCD's Dinosaurs?” SPIE: Symposium on Electronic Imaging. Feb. 1, 1993 (13 pages).
GOH “A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes” IEEE Electron Device Letters vol. 24 No. 9 Sep. 2003 pp. 583-585.
International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006 4 pages.
International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.
International Search Report for Application No. PCT/CA2004/001742 Canadian Patent Office dated Feb. 21, 2005 (2 pages).
International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.
International Search Report for Application No. PCT/CA2005/001897 dated Mar. 21, 2006 (2 pages).
International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.
International Search Report for Application No. PCT/CA2009/000501 dated Jul. 30, 2009 (4 pages).
International Search Report for Application No. PCT/CA2009/001769 dated Apr. 8, 2010 (3 pages).
International Search Report for Application No. PCT/IB2010/055481 dated Apr. 7, 2011 3 pages.
International Search Report for Application No. PCT/IB2010/055486 dated Apr. 19, 2011 5 pages.
International Search Report for Application No. PCT/IB2014/060959 dated Aug. 28, 2014 5 pages.
International Search Report for Application No. PCT/IB2010/055541 filed Dec. 1, 2010 dated May 26, 2011; 5 pages.
International Search Report for Application No. PCT/IB2011/050502 dated Jun. 27, 2011 (6 pages).
International Search Report for Application No. PCT/IB2011/051103 dated Jul. 8, 2011 3 pages.
International Search Report for Application No. PCT/IB2011/055135 Canadian Patent Office dated Apr. 16, 2012 (5 pages).
International Search Report for Application No. PCT/IB2012/052372 dated Sep. 12, 2012 (3 pages).
International Search Report for Application No. PCT/IB2013/054251 Canadian Intellectual Property Office dated Sep. 11, 2013; (4 pages).
International Search Report for Application No. PCT/JP02/09668 dated Dec. 3, 2002 (4 pages).
International Written Opinion for Application No. PCT/CA2004/001742 Canadian Patent Office dated Feb. 21, 2005 (5 pages).
International Written Opinion for Application No. PCT/CA2005/001897 dated Mar. 21, 2006 (4 pages).
International Written Opinion for Application No. PCT/CA2009/000501 dated Jul. 30, 2009 (6 pages).
International Written Opinion for Application No. PCT/IB2010/055481 dated Apr. 7, 2011 6 pages.
International Written Opinion for Application No. PCT/IB2010/055486 dated Apr. 19, 2011 8 pages.
International Written Opinion for Application No. PCT/IB2010/055541 dated May 26, 2011; 6 pages.
International Written Opinion for Application No. PCT/IB2011/050502 dated Jun. 27, 2011 (7 pages).
International Written Opinion for Application No. PCT/IB2011/051103 dated Jul. 8, 2011 6 pages.
International Written Opinion for Application No. PCT/IB2011/055135 Canadian Patent Office dated Apr. 16, 2012 (5 pages).
International Written Opinion for Application No. PCT/IB2012/052372 dated Sep. 12, 2012 (6 pages).
International Written Opinion for Application No. PCT/IB2013/054251 Canadian Intellectual Property Office dated Sep. 11, 2013; (5 pages).
Jafarabadiashtiani: “A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback”; dated 2005 (4 pages).
Kanicki J. “Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays.” Asia Display: International Display Workshops Sep. 2001 (pp. 315-318).
Karim K. S. “Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging.” IEEE: Transactions on Electron Devices. vol. 50 No. 1 Jan. 2003 (pp. 200-208).
Lee : “Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon”; dated 2006.
Lee Wonbok: “Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays” Ph.D. Dissertation University of Southern California, Aug. 2008 (124 pages).
Liu P. Innovative Voltage Driving Pixel Circuit Using Organic Thin-Film Transistor for AMOLEDs Journal of Display Technology vol. 5 Issue 6 Jun. 2009 (pp. 224-227).
Ma E Y: “organic light emitting diode/thin film transistor integration for foldable displays” dated Sep. 15, 1997(4 pages).
Matsueda y: “35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver”; dated May 2004.
Mendes E. “A High Resolution Switch-Current Memory Base Cell.” IEEE: Circuits and Systems. vol. 2 Aug. 1999 (pp. 718-721).
Nathan A. “Thin Film imaging technology on glass and plastic” ICM 2000 proceedings of the 12 international conference on microelectronics dated Oct. 31, 2001 (4 pages).
Nathan “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic” IEEE Journal of Solid-State Circuits vol. 39 No. 9 Sep. 2004 pp. 1477-1486.
Nathan: “Backplane Requirements for active Matrix Organic Light Emitting Diode Displays”; dated 2006 (16 pages).
Nathan: “Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation”; dated Sep. 2009 (1 page).
Nathan: “Driving schemes for a-Si and LTPS AMOLED displays”; dated Dec. 2005 (11 pages).
Nathan: “Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)”; dated 2006 (4 pages).
Office Action in Japanese patent application No. JP2012-541612 dated Jul. 15, 2014. (3 pages).
Partial European Search Report for Application No. EP 11 168 677.0 dated Sep. 22, 2011 (5 pages).
Partial European Search Report for Application No. EP 11 19 1641.7 dated Mar. 20, 2012 (8 pages).
Philipp: “Charge transfer sensing” Sensor Review vol. 19 No. 2 Dec. 31, 1999 (Dec. 31, 1999) 10 pages.
Rafati: “Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles”; dated 2002 (4 pages).
Safavian: “3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging”; dated Jun. 2006 (4 pages).
Safavian: “A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging”; dated May 2007 (7 pages).
Safavian: “A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging”; dated May 2008 (4 pages).
Safavian: “Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy”; dated Aug. 2005 (4 pages).
Safavian: “TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]”; dated Sep. 2005 (9 pages).
Safavian: “Three-TFT image sensor for real-time digital X-ray imaging”; dated Feb. 2, 2006 (2 pages).
Singh “Current Conveyor: Novel Universal Active Block” Samriddhi S-JPSET vol. I Issue 1 2010 pp. 41-48 (12EPPT).
Smith Lindsay I. “A tutorial on Principal Components Analysis” dated Feb. 26, 2001 (27 pages).
Spindler System Considerations for RGBW OLED Displays Journal of the SID Jan. 14, 2006 pp. 37-48.
Snorre Aunet: “switched capacitors circuits” University of Oslo Mar. 7, 2011 (Mar. 7, 2011) XP002729694 Retrieved from the Internet: URL:http://www.uio.no/studier/emner/matnat/ifi/INF4420/v11/undervisningsmateriale/INF4420_V11_0308_1.pdf [retrieved on Sep. 9, 2014].
Stewart M. “polysilicon TFT technolgy for active matrix oled displays” IEEE transactions on electron devices vol. 48 No. 5 dated May 2001 (7 pages).
Vygranenko: “Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition”; dated 2009.
Wang: “Indium oxided by reactive ion beam assisted evaporation: From material study to device application”; dated Mar. 2009 (6 pages).
Yi He “Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays” IEEE Electron Device Letters vol. 21 No. 12 Dec. 2000 pp. 590-592.
Yu Jennifer: “Improve OLED Technology for Display” Ph.D. Dissertation Massachusetts Institute of Technology Sep. 2008 (151 pages).
International Search Report for Application No. PCT/IB2014/058244 Canadaian Intellectual Property Office dated Apr. 11, 2014; (6 pages).
International Search Report for Application No. PCT/IB2014/059753 Canadian Intellectual Property Office dated Jun. 23, 2014; (6 pages).
Written Opinion for Application No. PCT/IB2014/059753 Canadian Intellectual Property Office dated Jun. 12, 2014 (6 pages).
International Search Report for Application No. PCT/IB2014/060879 Canadian Intellectual Property Office dated Jul. 17, 2014 (3 pages).
International Search Report and Written Opinion of International Searching Authority for Application No. PCT/IB2014/059697 dated Oct. 15, 2014 (13 pages).
Extended European Search Report for Application No. EP 14158051.4 dated Jul. 29, 2014 (4 pages).
Office Action in Chinese Patent Invention No. 201180008188.9 dated Jun. 4, 2014 (17 pages).
International Search Report for Application No. PCT/IB/2014/066932 dated Mar. 24, 2015.
Written Opinion for Application No. PCT/IB/2014/066932 dated Mar. 24, 2015.
Extended European Search Report for Application No. EP 11866291.5 dated Mar. 9, 2015 (9 pages).
Extended European Search Report for Application No. EP 14181848.4 dated Mar. 5, 2015 (8 pages).
Office Action in Chinese Patent Invention No. 201280022957.5 dated Jun. 26, 2015 (7 pages).
Extended European Search Report for Application No. EP 13794695.0 dated Dec. 18, 2015 (9 pages).
Extended European Search Report for Application No. EP 16157746.5 dated Apr. 8, 2016 (11 pages).
Extended European Search Report for Application No. EP 16192749.6 dated Dec. 15, 2016 (17 pages).
International Search Report for Application No. PCT/IB/2016/054763 dated Nov. 25, 2016 (4 pages).
Written Opinion for Application No. PCT/IB/2016/054763 dated Nov. 25, 2016 (9 pages).
Extended European Search Report for Application No. EP 17195377.1 dated Feb. 12, 2018 (8 pages).
Extended European Search Report for Application No. EP 18150300.4 dated Mar. 14, 2018 (11 pages).
Jafarabadiashtiani, S.; “Pixel Circuits and Driving Schemes for Active-Matrix Organic Light-Emitting Diode Displays”; 2007 University of Waterloo, Electrical and Computer Engineering (188 pages).
Japanese Office Action for Japanese Application No. 2012-551728, dated Jan. 6, 2015 (11 pages) (w/English translation).
Related Publications (1)
Number Date Country
20180366060 A1 Dec 2018 US
Continuations (2)
Number Date Country
Parent 14590105 Jan 2015 US
Child 16113111 US
Parent 13020252 Feb 2011 US
Child 14027811 US
Continuation in Parts (4)
Number Date Country
Parent 14322443 Jul 2014 US
Child 14590105 US
Parent 14314514 Jun 2014 US
Child 14322443 US
Parent 14286711 May 2014 US
Child 14314514 US
Parent 14027811 Sep 2013 US
Child 14286711 US