System and methods for thermal compensation in AMOLED displays

Abstract
Disclosed is a circuit and technique to determine the temperature of an AMOLED display in order to calibrate programming data signals. The temperature of selected pixels of a plurality of pixels in an AMOLED display is measured via one of several disclosed methods. A thermal sensor for the selected pixels may be used. A measurement of output voltage data may be used to estimate temperature. A finite element analysis model may be used based on consumed power of the selected pixel. The temperature data for the selected pixel is then interpolated to the neighboring non-selected pixels to estimate the temperature of those pixels.
Description
COPYRIGHT

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.


FIELD OF THE INVENTION

The present invention generally relates to active matrix organic light emitting device (AMOLED) displays, and particularly determining thermal conditions of the pixels of such displays.


BACKGROUND

Currently, active matrix organic light emitting device (“AMOLED”) displays are being introduced. The advantages of such displays include lower power consumption, manufacturing flexibility and faster refresh rate over conventional liquid crystal displays. In contrast to conventional liquid crystal displays, there is no backlighting in an AMOLED display as each pixel consists of different colored OLEDs emitting light independently. The OLEDs emit light based on current supplied through a drive transistor. The power consumed in each pixel has a direct relation with the magnitude of the generated light in that pixel. As a result, the uneven power consumption profile, the anisotropic lateral heat conduction of the panel (e.g. lower conduction in the panel edges), and the differential heat convection in vertical orientation lead to a highly non-uniform surface temperature profile.


The non-uniformity of the temperature severely impacts the quality of the display by adding visual spatio-temporal artifacts. That is due to the strong thermo-electrical-optical coupling in the characteristics of the pixel circuits, such as the thermal dependency of the voltage-current characteristic of the thin film transistors (TFTs) that are used as drive transistors and their short-time threshold voltage aging rate. The drive-in current of the TFT determines the pixel's OLED luminance. Since the pixel circuits are voltage programmable, the spatial-temporal thermal profile of the display surface changing the voltage-current characteristic of the drive transistor impacts the quality of the display. The rate of the short-time aging of the thin film transistor devices is also temperature dependent. If the temperature of each pixel is known, proper corrections can be applied to the video stream in order to compensate for the unwanted thermal-driven visual effects.


However, determining the temperature of each pixel presents difficulties in the need for additional components such as thermal sensors and/or additional computational circuitry to analyze the performance of each pixel during the use of the display. Accurate yet efficient real-time extraction of surface thermal profiles is therefore needed. Such information is critical to provide proper compensation for the thermal effects in large area AMOLED displays.


SUMMARY

Aspects of the present disclosure include a current-biased, voltage-programmed display panel allowing measurement of temperature. The panel includes a plurality of pixels each including a drive transistor and an organic light emitting device coupled to the drive transistor. A controller is coupled to each of the plurality of pixels. The controller causes a programming voltage to be applied to the gate of the respective drive transistors to control the brightness of each pixel. The controller further reads data from selected ones of the plurality of pixels to determine the temperature of the selected ones of the plurality of pixels. The controller estimates the temperature of the other non-selected plurality of pixels based on the determined temperature of the selected ones of the plurality of pixels.


Another aspect of the present disclosure is a method of determining the temperature profile of an active matrix organic light emitting device display including a plurality of organic light emitting device pixels. Each pixel has a programming voltage input to determine brightness. The temperature of selected ones of the plurality of pixels is determined. The selected pixels are less than all of the plurality of pixels. The temperature of the rest of the non-selected plurality of pixels is estimated using the determined temperature of the selected ones of the plurality of pixels.


Another aspect of the present disclosure is a non-transitory machine readable medium having stored thereon instructions for determining a temperature profile of an active matrix organic light emitting device display including a plurality of organic light emitting device pixels. Each pixel has a programming voltage input to determine brightness. The instructions include machine executable code which when executed by at least one machine, causes the machine to determine the temperature of selected ones of the plurality of pixels, the selected ones being less than all of the plurality of pixels. The instructions also cause the machine to estimate the temperature of the rest of the non-selected plurality of pixels using the determined temperature of the selected ones of the plurality of pixels.


The foregoing and additional aspects and embodiments of the present invention will be apparent to those of ordinary skill in the art in view of the detailed description of various embodiments and/or aspects, which is made with reference to the drawings, a brief description of which is provided next.





BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings.



FIG. 1 is a block diagram of a AMOLED display with temperature compensation control;



FIG. 2 is a circuit diagram of a drive circuit including a thermal sensor for a selected one of the pixels in the AMOLED display in FIG. 1;



FIG. 3 is a circuit diagram for an alternate drive circuit that allows sensing of voltage data from a selected pixel to determine pixel temperature in the AMOLED display in FIG. 1;



FIG. 4 is a graph showing the effects of temperature on the slope of OLED current over change in programming voltage to the gate of the drive transistor;



FIG. 5A-5C are thermal graphs of the allocation of temperature on the AMOLED display in FIG. 1 using different interpolation methods;



FIG. 6 is an equivalent circuit model for another method of thermal compensation for the AMOLED display in FIG. 1; and



FIG. 7 is a diagram of a thermal sensor grid for one mechanism of thermal compensation for the AMOLED display in FIG. 1.





While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.


DETAILED DESCRIPTION


FIG. 1 is an electronic display system 100 having an active matrix area or pixel array 102 in which an array of pixels 104a-d are arranged in a row and column configuration. For ease of illustration, only two rows and columns are shown. External to the active matrix area 102 is a peripheral area 106 where peripheral circuitry for driving and controlling the pixel area 102 are disposed. The peripheral circuitry includes a gate or address driver circuit 108, a source or data driver circuit 110, a controller 112, and an optional supply voltage (e.g., Vdd) driver 114. The controller 112 controls the gate, source, and supply voltage drivers 108, 110, 114. The gate driver 108, under control of the controller 112, operates on address or select lines SEL[i], SEL[i+1], and so forth, one for each row of pixels 104a-i in the pixel array 102. In pixel sharing configurations described below, the gate or address driver circuit 108 can also optionally operate on global select lines GSEL[j] and optionally/GSEL[j], which operate on multiple rows of pixels 104a-i in the pixel array 102, such as every two rows of pixels 104a-d. The source driver circuit 110, under control of the controller 112, operates on voltage data lines Vdata[k], Vdata[k+1], and so forth, one for each column of pixels 104a-i in the pixel array 102. The voltage data lines carry voltage programming information to each pixel 104a-i indicative of brightness of each light emitting device in the pixels 104a-i. A storage element, such as a capacitor, in each pixel 104a-i stores the voltage programming information until an emission or driving cycle turns on the light emitting device. The optional supply voltage driver 114, under control of the controller 112, controls a supply voltage (EL_Vdd) line, one for each row of pixels 104a-i in the pixel array 102.


The display system 100 may also include a current source circuit, which supplies a fixed current on current bias lines. In some configurations, a reference current can be supplied to the current source circuit. In such configurations, a current source control controls the timing of the application of a bias current on the current bias lines. In configurations in which the reference current is not supplied to the current source circuit, a current source address driver controls the timing of the application of a bias current on the current bias lines.


As is known, each pixel 104a-i in the display system 100 needs to be programmed with information indicating the brightness of the light emitting device in the pixel 104a-i. A frame defines the time period that includes a programming cycle or phase during which each and every pixel in the display system 100 is programmed with a programming voltage indicative of a brightness and a driving or emission cycle or phase during which each light emitting device in each pixel is turned on to emit light at a brightness commensurate with the programming voltage stored in a storage element. A frame is thus one of many still images that compose a complete moving picture displayed on the display system 100. There are at least two schemes for programming and driving the pixels: row-by-row, or frame-by-frame. In row-by-row programming, a row of pixels is programmed and then driven before the next row of pixels is programmed and driven. In frame-by-frame programming, all rows of pixels in the display system 100 are programmed first, and all of the pixels are driven row-by-row. Either scheme can employ a brief vertical blanking time at the beginning or end of each frame during which the pixels are neither programmed nor driven.


The components located outside of the pixel array 102 may be disposed in a peripheral area 106 around the pixel array 102 on the same physical substrate on which the pixel array 102 is disposed. These components include the gate driver 108, the source driver 110 and the optional supply voltage control 114. Alternately, some of the components in the peripheral area can be disposed on the same substrate as the pixel array 102 while other components are disposed on a different substrate, or all of the components in the peripheral area can be disposed on a substrate different from the substrate on which the pixel array 102 is disposed. Together, the gate driver 108, the source driver 110, and the supply voltage control 114 make up a display driver circuit. The display driver circuit in some configurations may include the gate driver 108 and the source driver 110 but not the supply voltage control 114.


In order to facilitate temperature compensation, two general methodologies may be used for the real-time and efficient extraction of the surface temperature profile of the AMOLED display system 100 in FIG. 1 for temperature compensation purposes. One method may extract the full temperature through the use of temperature data. The temperature data may be obtained from various voltage or current measurements or from limited thermal sensors on the AMOLED display system 100. Another method calculates the thermal profile from the video data from the AMOLED display system 100. This method relies on cutting the computational cost significantly with minimal estimation error via selection of limited pixels for temperature measurement. The methods may be performed by the controller 112 in FIG. 1, but other hardware and/or software may perform these methods such as a video processor or a digital signal processor on a device coupled to the display system 100.



FIG. 1 therefore shows the use of limited thermal sensors such as a thermal sensor 130 on a selected pixel 104a of the AMOLED display system 100. The thermal sensor 130 may be integrated on the pixel array 102 or there may be a separate substrate containing a matrix of the thermal sensor components. FIG. 1 shows the optional thermal sensor 130 corresponding to only one of a group of pixels such as the pixel 104a in the pixel array 102. The thermal sensor 130 is coupled to a monitor line 132 that is coupled to the controller 112. Other surrounding pixels such as the pixels 104b-i do not have a thermal sensor. Thus, there are many fewer thermal sensors 130 than pixels 104a-i. For example, all the pixels 104 may be divided into 5 by 5 segments and therefore for each 25 pixels, a single thermal sensor 130 is provided such as for the pixel 104a.



FIG. 2 shows a driver circuit 200 for the thermal sensor 130 that is integrated in the driver circuit 200 for the pixel 104a in FIG. 1. The driver circuit 200 includes a drive transistor 202, an organic light emitting device (“OLED”) 204, a select transistor 206 and a source capacitor 208. A voltage source 210 is coupled to the drive transistor 206. A select line 212 is coupled to the select transistor 206. The driver circuit 200 includes a monitor line 214 that is coupled to the drain of a thermal transistor 220 which is part of the thermal sensor 130. The thermal transistor 220 has a source that is coupled to a temperature select line 216. The current through the thermal transistor 220 is a function of the temperature of the pixel 104a. During the readout time, the select line 212 is pulled high which may be in parallel with the pixel programming cycle. The temperature select line 216 will be pulled low and therefore the monitor line 214 will provide access to the current of the transistor 220. Since the current of the transistor 220 will change based on temperature, temperature information may be extracted from this current. Thus, the temperatures of certain pixels in the pixel array 102 such as the pixel 104a are measured by activating the monitor line 214 via the select line 212.


Another method of determining the temperature of selected pixels is by measuring change in output voltage at different points in time which represents temperature of the pixel. Such data may be obtained by monitoring the change in pixel output voltage data such as by methods for detecting shifts in performance due to aging described in application Ser. No. 11/673,512 filed Feb. 9, 2007 (Publication No. 2007/0195020) hereby incorporated by reference. Monitoring a display for the effects of aging requires sampling data from the pixels at a slow rate such as every few frames. However, such data may also be used for thermal measurements based on changes in output voltage from selected pixels during the blanking intervals of each frame.


The temperature of a pixel may be determined based on output voltages measured on a driver circuit such as the data driver 110 that shown in FIG. 1 without the thermal sensor 130 in FIGS. 1 and 2 based on a calibration voltage applied to the gate of the drive transistor of selected pixels such as the pixel 104a during a blank frame or the blanking intervals of each frame. In this example, the data driver 110 has an optional monitor 134 for driving and monitoring the output voltage as shown in FIG. 1. An optional extractor block 136 calculates the temperatures of the selected pixels based on the voltage generated on the output voltage from an output voltage line 138. The data signals to the pixels 104a-i are calibrated for temperature based on the monitoring result (i.e., the change in output voltage). The monitoring result may be provided to the controller 112. The supply voltage may be used by the controller 112 to drive the current for the OLED which in turn represents the temperature of the pixel 104.



FIG. 3 shows an example of a driver circuit 300 that may be used for selected pixels such as the pixel 104a to determine temperature from separate voltage measurements eliminating the need for a dedicated thermal sensor. The driver circuit 300 in FIG. 3 includes an OLED 302, a storage capacitor 304, a switch transistor 306, and a drive transistor 308.


The drain terminal of the drive transistor 308 is connected to a power supply line VDD from the voltage drive 114 in FIG. 1, and the source terminal of the drive transistor 308 is connected to the OLED 302. The switch transistor 306 is connected between a data line VDATA and the gate terminal of the drive transistor 308. One terminal of the storage capacitor 304 is connected to the gate terminal of the drive transistor 308, and the other terminal of the storage capacitor 304 is connected to the source terminal of the drive transistor 308 and the OLED 302.


A sensing transistor 310 connects the source terminal of the drive transistor 308 and the OLED 302 to the output line (VOUT) 138 which is coupled to the data driver 110 in FIG. 1. The gate terminal of the sensing transistor 310 is connected to the select line input SEL that is controlled by the gate driver 108 in FIG. 1. The effect of temperature on the driver circuit 300 is extracted by monitoring the voltage of the output line 138. The select line input SEL is shared by the switch transistor 306 and the sensing transistor 310. The measurement of the temperature may occur during a blank frame where the gate terminal of the drive transistor 308 is charged to a calibration voltage (VCG) via the data line input. The calibration voltage (VCG) includes the temperature prediction, calculated based on the previous temperature data. During the extraction cycle, the drive transistor 308 acts as an amplifier since it is biased with a constant current through the output voltage (VOUT). The voltage developed on the output voltage (VOUT) as a result of current (Ic) applied to it is (VCD+ΔVCD). Therefore, the effects of temperature on the pixel are amplified, and change of the voltage of the output voltage is a function of the temperature. This enables extraction of very small amount of voltage threshold (VT) shift resulting in highly accurate indication of the temperature of the pixel. The change in the output voltage, VOUT, is monitored. Then, the change(s) in the voltage output, VOUT, is used for determining the temperature of the pixel and thus the calibration of the programming voltage to compensate for the temperature.


The normal operation of the driver circuit 300 includes a programming cycle and a driving cycle. During the programming cycle, the gate terminal of the drive transistor 308 is charged to a calibrated programming voltage using the monitoring result (i.e., the changes of VOUT due to temperature). The charge is held by the charging capacitor 304 and during the driving cycle, the select line SEL is low and the drive transistor 308 provides current to the OLED 302. This operation occurs for all of the driver circuits for the pixels of the pixel array 102. The calibrated programming voltage is determined using the temperature for the selected pixels such as the pixel 104a and an estimated temperature for the non-selected pixels such as pixels 104b-i in the array 102.



FIG. 4 is a graph 400 of the effects the slope of the current of the drive transistor 308 versus the programming voltage level to the data line input VDATA in FIG. 3. The graph 400 includes a first current slope 402 at a first temperature and a second current slope 404 at a second temperature. The slope of the current of the drive transistor 308 is therefore used by the monitor 134 in FIG. 1 to determine the temperature of the pixel. As shown in FIG. 4, temperature affects the performance of the drive transistor 308 significantly by varying the current produced by different levels of programming voltages. Thus, the slope of the IV characteristics of the drive transistor 308 changes by temperature and therefore measuring the output voltage at two points to determine the current at the two points will determine the change. The slope of the current is calculated by (I1-I2)/(Vdata1-Vdata2) where the I1 and I2 are the current of the drive transistor 308 related to programming voltage (Vdata1) at a first point in time and programming voltage (Vdata2) at a second point in time respectively. Thus, any change in the slope can be associated to a particular temperature on the pixel as shown by the different slopes 402 and 404 in FIG. 4.


Once the temperatures of the selected pixels, such as the pixel 104a, are determined whether by a thermal sensor or through measuring the output voltages as described above, the temperature of the remaining non-selected pixels in the array 102 around each of the selected pixels may be interpolated using a number of different techniques including nearest neighbor, bilinear, bicubic or Kriging.


The nearest neighbor interpolation method sets the temperature of all of the neighboring pixels around the selected pixels to the same temperature measured by the pixel. FIG. 5A is a graph 500 showing the temperature determined by the nearest neighbor method. The shades in FIG. 5A represent different temperatures assigned based on the selected pixel temperature. The selected pixels 502 produce temperature measurements either through a temperature sensor or via calculation from output voltages. The temperatures of the neighboring pixels in the surrounding area 504 of the selected pixels 502 are set to the same temperature as the selected pixel 502. This method is computationally simple, but not as accurate as more complex methods of interpolation.


Another method is bilinear interpolation where the temperature of the pixels are determined by linear interpolation in both x and y directions from the selected pixel. Therefore, the interpolation is continuous, as shown by the equation below.







T


(

x
,
y

)


=


(






T


(


x
i

,

y
i


)




(


x

i
+
1


-
x

)



(


y

i
+
1


-
y

)


+


T


(


x

i
+
1


,

y
i


)




(

x
-

x
i


)



(


y

i
+
1


-
y

)


+








T


(


x
i

,

y

i
+
1



)




(


x

i
+
1


-
x

)



(

y
-

y
i


)


+


T


(


x

i
+
1


,

y

i
+
1



)




(

x
-

x
i


)



(

y
-

y
i


)






)

/

(


(


x

i
+
1


-

x
i


)



(


y

i
+
1


-

y
i


)


)







T (i, j) is the closest temperature measurement to the left-bottom of the pixel location (x,y). FIG. 5B shows a temperature graph that shows the resulting temperatures assigned to the pixels in the array based on the temperature data using bilinear interpolation from the temperature of the selected pixels. The selected pixels 502 result in a more accurate temperature distribution than the near neighbor method.


Another method is bicubic interpolation which results in smoother transitions than bilinear interpolation. The bicubic interpolation uses four corners around the selected pixel and their first order derivatives. The bicubic interpolation is up to first derivative continuous as shown in FIG. 5C which shows the estimated temperatures on pixels around the selected pixels 502.


The bicubic interpolation follows the equation
















T


(

x
,
y

)


=




m
=
0

3






n
=
0

3






a

m





n




(

x
-

x
i


)


m




(

y
-

y
j


)

n














Where













[




a
00






a
10






a
20






a
30






a
01






a
11






a
21






a
31






a
02






a
12






a
22






a
32






a
03






a
13






a
23






a
33




]

=


[



1


0


0


0


0


0


0


0


0


0


0


0


0


0


0


0




0


0


0


0


1


0


0


0


0


0


0


0


0


0


0


0





-
3



3


0


0



-
2




-
1



0


0


0


0


0


0


0


0


0


0




2



-
2



0


0


1


1


0


0


0


0


0


0


0


0


0


0




0


0


0


0


0


0


0


0


1


0


0


0


0


0


0


0




0


0


0


0


0


0


0


0


0


0


0


0


1


0


0


0




0


0


0


0


0


0


0


0



-
3



3


0


0



-
2




-
1



0


0




0


0


0


0


0


0


0


0


2



-
2



0


0


1


1


0


0





-
3



0


3



0

 



0


0


0


0



-
2



0



-
1



0


0


0


0


0




0


0


0


0



-
3



0


3


0


0


0


0


0


2


0



-
1



0




9



-
9




-
9



9


6


3



-
6




-
3



6



-
6



3



-
3



4


2


2


1





-
6



6


6



-
6




-
3




-
3



3


3



-
4



4



-
2



2



-
2




-
2




-
1




-
1





2


0



-
2



0


0


0


0


0


1


0


1


0


0


0


0


0




0


0


0


0


2


0



-
2



0


0


0


0


0


1


0


1


0





-
6



6


6



-
6




-
4




-
2



4


2



-
3



3



-
3



3



-
2




-
1




-
2




-
1





4



-
4




-
4



4


2


2



-
2




-
2



2



-
2



2



-
2



1


1


1


1



]

×

[




T


(


x
i

,

y
i


)







T


(


x

i
+
1


,

y
i


)







T


(


x
i

,

y

i
+
1



)







T


(


x

i
+
1


,

y

i
+
1



)








T
x



(


x
i

,

y
i


)








T
x



(


x

i
+
1


,

y
i


)








T
x



(


x
i

,

y

i
+
1



)








T
x



(


x

i
+
1


,

y

i
+
1



)








T
y



(


x
i

,

y
i


)








T
y



(


x

i
+
1


,

y
i


)








T

y








(


x
i

,

y

i
+
1



)








T
y



(


x

i
+
1


,

y

i
+
1



)








T

x





y




(


x
i

,

y
i


)








T

x





y




(


x

i
+
1


,

y
i


)








T

x





y




(


x
i

,

y

i
+
1



)








T

x





y




(


x

i
+
1


,

y

i
+
1



)





]















The x and y subscripts indicate the derivative of temperature in x and y directions. These derivatives may be calculated from the measurements from the selected pixels, using the finite difference method. For example,








T
x



(


x
i

,

y
i


)


=



T


(


x

i
+
1


,

y
i


)


-

T


(


x

i
+
1


,

y
i


)




2


d
x








Where dx is the x-distance between two adjacent selected pixels with thermal sensors or selected pixels with voltage readings.


Another method is Kriging (Wiener-Kolmogorov Prediction) which is a least square estimation method that interpolates the temperature of each pixel as a linear weighted sum of all temperature measurements, as follows:







T


(

z
*

)


=




i
=
1

n





λ
i



(

z
*

)




T


(

z
i

)









In this equation, T(z*) is the temperature of the pixel of interest, T (zi) are measured temperatures by n sensors or derived from the voltage output of selected n pixels. λi(z*) are the coefficients of Kriging. The assumption of Kriging is that the random field is spatially correlated. This is a valid assumption for temperature profile as the temperature is a low pass filtered 2-D signal of power consumption in space domain. The low pass filtering removes the high frequency harmonies and leave the thermal profile with low frequency harmonies leading to high correlation among close pixels. The closer the pixels are, the higher is the correlation.


The Kriging coefficients may be calculated using the variogram of temperature. The variogram between two points z1 and z2 is defined as







γ


(


z
1

,

z
2


)


=



E


[


(


T


(

z
1

)


-

T


(

z
2

)



)

2

]




[





λ
1



(

z
*

)













λ
n



(

z
*

)






μ



]


=



[




γ


(


z
1

,

z
1


)








γ


(


z
1

,

z
n


)




1



















γ


(


z
n

,

z
1


)








γ


(


z
n

,

z
n


)




1




1





1


0



]


-
1


×

[




γ


(


z
1

,

z
*


)












γ


(


z
n

,

z
*


)






1



]








The Kriging coefficients may be pre-calculated and stored in memory coupled to the controller 112 to reduce the interpolation computation cost to evaluation of an additive equation as explained above.


Whether a very simple interpolation method such as bilinear or a very complex one such as bicubic is used, the required computation increases for a full panel display with millions of pixels. However, the temperature profile has a large time-constant and therefore the thermal profile of panel may be updated progressively as the video is processed.


An alternative method of determining the temperature profile of the pixels calculates the thermal profile from the video data from the AMOLED display system 100. The temperature profile is obtained via video data from the AMOLED display system 100 as follows. The heat conduction and temperature are governed by the following heat diffusion equation:











ρ






c
p






T


(

x
,
y
,
z
,
t

)





t



-



·

(


k


(

x
,
y
,
z
,
T

)






T


(

x
,
y
,
z
,
t

)




)




=

P


(

x
,
y
,
z
,
t

)






(
1
)








with two boundary conditions depending on the packaging material and surrounding environment. For the insulated condition:













T


(

x
,
y
,
z
,
t

)






η
i



=
0




(
2
)








and for the convective condition











k


(

x
,
y
,
z
,
T

)







T


(

x
,
y
,
z
,
t

)






η
t




=

h


(


T


(

x
,
y
,
z
,
t

)


-

T
a


)






(
3
)








Where T is the temperature in Celsius, P is the power density in Watts per meters3, k is the thermal conductivity W° C./m3 ρ is the density of the material (kg/meters3), cp is the specific heat







J

(


Kg
·
°







C
.


)


,





hi is the convective heat transfer coefficient, and ni is the outward direction normal to the surface of i.


By using the finite difference method (FDM), the partial differential equation of (1) may be reduced to an equivalent circuit analysis problem and solved numerically by the model circuit 600 in FIG. 6. In such a model, capacitances and resistances are used to model material specific heat, density, conduction, and environment convection. The power consumption and temperature are also modeled by current sources and nodal voltages. In this manner the thermal effect may be calculated from video data. The video data determines the power consumption of each pixel, therefore, by solving the equivalent circuit of FIG. 6, the thermal profile which is equivalent to nodal voltage profile is calculated. The calculation may be performed by the controller 112 in FIG. 1, but other hardware and/or software may perform the computations such as a video processor or a digital signal processor on a device coupled to the display system 100.


The thermal-model equivalent electrical circuit 600 of a pixel (i, j) such as the pixel node 602 surrounded by 8 neighboring pixel nodes 604, 606, 608, 610, 612, 614, 616 and 618 is shown in FIG. 6. Each node 602, 604, 606, 608, 610, 612, 614, 616 and 618 thus represents a pixel. The node 602 has a series of resistors 620, 622, 624 and 626 each of which represent the model of thermal components from other nodes 610, 606, 612 and 616, respectively representing other pixels around the pixel represented by the node 602.


It is assumed that each pixel such as the node 602 has width, length, and substrate thickness of w, l, t meters. Then, the temperature Ta of the pixel (i,j) consuming power density of P(ij) is equivalent of the voltage of that node, if:










C
=

ρ






c
p


w





l





t









R
x

=

w

k





l





t










R
y

=

l

k





w





t










R
a

=

1

h





w





l







(
4
)








In this example the Rx value is expressed in resistors 620 and 624, Ry is expressed in resistors 622 and 626, and Ra is expressed in a resistor 628. The power density Pij) is modeled as a power source 630. The temperature of the node Ta is modeled as a voltage source 632 and is solved for by the electrical circuit model 600.


The circuit 600 in FIG. 6 is repeated in x and y directions of the array 102 in FIG. 1 until reaching the edges of the panel. If the edges are considered to be thermally insulated, the lateral resistances at the edge pixels to the outside are set to zero. The convection resistance (Ra) is temperature dependent.


Once such a model is produced, the thermal profile may be constructed for a video stream based on the power consumption characteristic of a pixel such as the pixel 104a in FIG. 1 in terms of displaying gray-level light intensity. However, the exact nodal analysis of such a large mesh with millions of electrical elements is impractical in real-time (60 image frames or more in a second). The thermal profile may be considered as a low pass filtered signal of the power consumption profile, both in time and space. The thermal conduction/convective resistance network is capable of eliminating and damping the thermal effect of locally high power consumption patterns and flattens the temperature profile. This may be counted as a low pass filtering of the power consumption profile in x-y space. The thermal capacitances are also responsible to damp the effect of temporal power consumption spikes and low pass filtering in time.


In a steady-state case (zero thermal capacitances or time-invariant power consumption profile), a 2-D system transformation function can be constructed to extract the steady-state thermal profile from a pixel. In that case, the 2-D Discrete Cosine Transformation (DCT) of the power consumption is multiplied with such a system transformation function. The output of such a transformation can then be inverse discrete cosine transformed to obtain the steady-state thermal profile. Such a 2-D system transformation function may be generated using the Green function-based solution of thermal equations. Moreover, in the transient case, the thermal behavior of each pixel can be approximated with a very low-order time-domain filer using a model order reduction technique for an integrated circuit.


Since temperature profile is basically a low pass filtered of power consumption profile, in space and time domains the following algorithm may be used to significantly reduce the computational cost of the thermal profile extraction of OLED displays, to enable real-time thermal profile extraction by only performing the transformation for selected pixels in the display system 100. FIG. 7 is a graphic of the display 700 showing the process of dividing the display 700 and selecting certain pixels for thermal profile extraction from the power levels of pixels in the AMOLED display.


The array of pixels of the display 700 is divided to M×K squares 702a, 702b, to 702n as shown by the solid lines in FIG. 7. Each of the M×K squares contains N×N pixels. A pixel such as the pixel 704a is randomly selected from the square 702a of N×N pixels. Pixels 704b . . . 704n with the same local location within the grid squares M×K 702b . . . 702n as the pixel 704a are selected as shown by the solid points 704b . . . 702n in FIG. 7. A set of new N×N pixel squares 706a, 706b . . . 706n are created such that each selected pixel 704 is placed in the middle of each new square 706a, 706b . . . 706n. The new squares 706a, 706b . . . 706n are shown by dashed lines in FIG. 7. A new frame is then fetched and the power consumption of each selected pixel 704a-704n is calculated.


The power consumption of all pixels in each dashed-line square 706a, 706b . . . 706n in FIG. 7 is assumed to be equal to the power consumption of the selected (middle) pixel 704a, 704b . . . 704n. Steady-state thermal analysis is performed for the assumed course-grain squares 706a, 706b . . . 706n in FIG. 7, by applying the low resolution DCT-based transformation. For example, if the 2-D transformation matrix of the display (obtained from green-function based analysis) is FM×K, and the power consumption is PM×K, then the steady-state temperature is:

Ts=IDCT(DCT(PM×K)*FM×K)+Te

Where Te is the environment temperature, and ‘*’ is element-wise multiplication of two matrices. DCT and IDCT are the discrete cosine transform and the inverse-DCT operations.


The full resolution steady-state temperature profile for the other pixels in the squares 706a-706n is constructed by nearest-neighbor, bilinear, or bicubic interpolation from the profiles of the selected pixels 704a-704n by the general process explained above. The steady-state (infinite-time) response is then used to calculate the temperature of each pixel, at the end of the current frame, by using the reduced-order time-domain (temporal) thermal model. For example, if the temporal model is a first-order model, the temperature at the end of current frame is:









T
=


T
o

+


(


T
s

-

T
o


)



(

1
-



-


t
f

T




)







(
6
)








where To is the temperature profile at the beginning of the frame and tf is the duration of the frame. The controller then loops back to randomly select another pixel within the grids 702a-702n in the array 700. A new set of squares is then centering on randomly selected pixel. In this manner, distortions due to localized temperatures may be minimized.


The above described methods of determining temperature of the pixels in the array may be performed by a processing device such as the 112 in FIG. 1 or another such device which may be conveniently implemented using one or more general purpose computer systems, microprocessors, digital signal processors, micro-controllers, application specific integrated circuits (ASIC), programmable logic devices (PLD), field programmable logic devices (FPLD), field programmable gate arrays (FPGA) and the like, programmed according to the teachings as described and illustrated herein, as will be appreciated by those skilled in the computer, software and networking arts.


In addition, two or more computing systems or devices may be substituted for any one of the controllers described herein. Accordingly, principles and advantages of distributed processing, such as redundancy, replication, and the like, also can be implemented, as desired, to increase the robustness and performance of controllers described herein.


The operation of the example temperature determination methods may be performed by machine readable instructions. In these examples, the machine readable instructions comprise an algorithm for execution by: (a) a processor, (b) a controller, and/or (c) one or more other suitable processing device(s). The algorithm may be embodied in software stored on tangible, non-transient media such as, for example, a flash memory, a CD-ROM, a floppy disk, a hard drive, a digital video (versatile) disk (DVD), or other memory devices, but persons of ordinary skill in the art will readily appreciate that the entire algorithm and/or parts thereof could alternatively be executed by a device other than a processor and/or embodied in firmware or dedicated hardware in a well known manner (e.g., it may be implemented by an application specific integrated circuit (ASIC), a programmable logic device (PLD), a field programmable logic device (FPLD), a field programmable gate array (FPGA), discrete logic, etc.). For example, any or all of the components of the temperature determination methods could be implemented by software, hardware, and/or firmware. Also, some or all of the machine readable instructions represented may be implemented manually.


While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and compositions disclosed herein and that various modifications, changes, and variations can be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims.

Claims
  • 1. A semiconductor device, comprising: a plurality of pixels each including a drive transistor and an organic light emitting device coupled to the drive transistor, each drive transistor having a gate, wherein the plurality of pixels are arranged in an array; anda controller coupled to each of the plurality of pixels, the controller causing a programming voltage to be applied to the gate of the respective drive transistors to control the brightness of each pixel,during a first time frame, the controller: dividing the array into clusters of pixels, each cluster comprising a plurality of pixels,selecting a first select pixel in each of the clusters,reading data from each of the first select pixels to determine the temperature of the first select pixels,estimating the temperature of the other non-first-select plurality of pixels based on the determined temperature of the first select pixels;during a second time frame, the controller: selecting a different second select pixel in each of the clusters,reading data from each of the second select pixels to determine the temperature of the second select pixels,estimating the temperature of the other non-second-select plurality of pixels based on the determined temperature of the second select pixels.
  • 2. The device of claim 1 wherein the selecting a first select pixel in each of the clusters comprises the controller selecting a first select pixel in a first one of the clusters and then selecting first select pixels in the remaining clusters that have the same relative locations within the remaining clusters as the first select pixel has in the first one of the clusters and; wherein the selecting a different second select pixel in each of the clusters comprises the controller selecting a second different select pixel in the first one of the clusters and then selecting second select pixels in the remaining clusters that have the same relative locations within the remaining clusters as the second select pixel has in the first one of the clusters.
  • 3. The device of claim 2 wherein the first and second select pixels are randomly determined.
  • 4. The device of claim 2 wherein during the first timeframe the controller divides the plurality of pixels into second clusters centered around the first selected pixels and wherein during the second timeframe the controller divides the plurality of pixels into third clusters centered around the second selected pixels.
  • 5. The device of claim 4 wherein the first and second select pixels are randomly determined.
  • 6. The device of claim 1 wherein the first and second select pixels are randomly determined.
  • 7. The device of claim 1, wherein the estimating is performed by interpolating the determined temperatures to surrounding non-select pixels from the select pixels, the interpolation including one of nearest neighbor, bilinear, bicubic or Kriging.
  • 8. The device of claim 1, wherein the number of first select pixels are less than the number of the non-first-select plurality of pixels and wherein the number of second select pixels are less than the number of the non-second-select plurality of pixels.
  • 9. The device of claim 1, wherein the controller compensates the programming voltage to offset the effect of the determined or estimated temperatures on each of the plurality of pixels.
  • 10. The device of claim 1, further comprising a thermal sensor in proximity to each selected pixel.
  • 11. The device of claim 1, wherein each select pixel includes a drive transistor having a gate coupled to the programming voltage input, and wherein a calibration voltage produces an output voltage having a change in value used to derive the temperature of each select pixel.
  • 12. A semiconductor device, comprising: a plurality of pixels each including a drive transistor and an organic light emitting device coupled to the drive transistor, each drive transistor having a gate, wherein the plurality of pixels are arranged in an array; anda controller coupled to each of the plurality of pixels, the controller causing a programming voltage to be applied to the gate of the respective drive transistors to control the brightness of each pixel,the controller: dividing the array into clusters of pixels, each cluster comprising a plurality of pixels,selecting a first select pixel in each of the clusters,reading data from each of the first select pixels to determine the temperature of the first select pixels,estimating the temperature of the other non-first-select plurality of pixels based on the determined temperature of the first select pixels;the controller: selecting a different second select pixel in each of the clusters,reading data from each of the second select pixels to determine the temperature of the second select pixels,estimating the temperature of the other non-second-select plurality of pixels based on the determined temperature of the second select pixels.
  • 13. The device of claim 12, wherein the temperature of each select pixel is determined by a finite difference model to reduce the differential equation of pixel power to an equivalent circuit, the equivalent circuit being based on the measured power and dimensions of the OLED to solve for a voltage equivalent model of the pixel temperature.
  • 14. The device of claim 12, wherein the controller compensates the programming voltage to offset the effect of the determined or estimated temperatures on each of the plurality of pixels.
  • 15. The method of claim 12, wherein the temperature of each select pixel determined by a finite difference model to reduce the differential equation of pixel power to an equivalent circuit, the equivalent circuit being based on the measured power and dimensions of the OLED to solve for a voltage equivalent model of the pixel temperature.
  • 16. A method of determining the temperature profile of an active matrix organic light emitting device display including a controller and a plurality of organic light emitting device pixels arranged in an array, each pixel having a programming voltage input to determine brightness, the method comprising the acts of: during a first timeframe, the controller: dividing the array into clusters of pixels, each cluster comprising a plurality of pixels,selecting a first select pixel in each of the clusters,reading data from each of the first select pixels to determine the temperature of the first select pixels,estimating the temperature of the other non-first-select plurality of pixels based on the determined temperature of the first select pixels;during a second timeframe, the controller: selecting a different second select pixel in each of the clusters,reading data from each of the second select pixels to determine the temperature of the second select pixels,estimating the temperature of the other non-second-select plurality of pixels based on the determined temperature of the second select pixels.
  • 17. The method of claim 16 wherein the selecting a first select pixel in each of the clusters comprises the controller selecting a first select pixel in a first one of the clusters and then selecting first select pixels in the remaining clusters that have the same relative locations within the remaining clusters as the first select pixel has in the first one of the clusters and; wherein the selecting a different second select pixel in each of the clusters comprises the controller selecting a second different select pixel in the first one of the clusters and then selecting second select pixels in the remaining clusters that have the same relative locations within the remaining clusters as the second select pixel has in the first one of the clusters.
  • 18. The method of claim 17 wherein the first and second select pixels are randomly determined.
  • 19. The method of claim 17 further comprising during the first timeframe the controller dividing the plurality of pixels into second clusters centered around the first selected pixels and during the second timeframe the controller dividing the plurality of pixels into third clusters centered around the second selected pixels.
  • 20. The method of claim 19 wherein the first and second select pixels are randomly determined.
  • 21. The method of claim 16 wherein the first and second select pixels are randomly determined.
  • 22. The method of claim 16, wherein the estimating is performed by interpolating the determined temperatures to surrounding non-select pixels from the select pixels, the interpolation including one of nearest neighbor, bilinear, bicubic or Kriging.
  • 23. The method of claim 16, wherein the number of first select pixels are less than the number of the non-first-select plurality of pixels and wherein the number of second select pixels are less than the number of the non-second-select plurality of pixels.
  • 24. The method of claim 16, further comprising compensating the programming voltage to offset the effect of the determined or estimated temperatures on each of the plurality of pixels.
  • 25. The method of claim 16, wherein the temperature is determined by a thermal sensor in proximity to the one of the selected pixels.
  • 26. The method of claim 16, wherein each select pixel includes a drive transistor having a gate coupled to the programming voltage input, and wherein a calibration voltage produces an output voltage having a change in value used to derive the temperature of each select pixel.
  • 27. A method of determining the temperature profile of semiconductor device including a controller and a plurality of organic light emitting device pixels arranged in an array, each pixel having a programming voltage input to determine brightness, each pixel including a drive transistor and an organic light emitting device coupled to the drive transistor, each drive transistor having a gate, the method comprising the acts of the controller: dividing the array into clusters of pixels, each cluster comprising a plurality of pixels,selecting a first select pixel in each of the clusters,reading data from each of the first select pixels to determine the temperature of the first select pixels,estimating the temperature of the other non-first-select plurality of pixels based on the determined temperature of the first select pixels;selecting a different second select pixel in each of the clusters,reading data from each of the second select pixels to determine the temperature of the second select pixels,estimating the temperature of the other non-second-select plurality of pixels based on the determined temperature of the second select pixels.
  • 28. A non-transitory machine readable medium having stored thereon instructions for determining a temperature profile of an active matrix organic light emitting device display including a plurality of organic light emitting device pixels arrange in an array, each having a programming voltage input to determine brightness, comprising machine executable code which when executed by at least one machine, causes the machine to: during a first timeframe: divide the array into clusters of pixels, each cluster comprising a plurality of pixels,select a first select pixel in each of the clusters,read data from each of the first select pixels to determine the temperature of the first select pixels,estimate the temperature of the other non-first-select plurality of pixels based on the determined temperature of the first select pixels;during a second timeframe: select a different second select pixel in each of the clusters,read data from each of the second select pixels to determine the temperature of the second select pixels,estimate the temperature of the other non-second-select plurality of pixels based on the determined temperature of the second select pixels.
  • 29. The non-transitory machine readable medium of claim 28, wherein the estimation includes interpolating the determined temperatures to surrounding non-select pixels from the select pixels, the interpolation including one of nearest neighbor, bilinear, bicubic or Kriging.
  • 30. The non-transitory machine readable medium of claim 28, wherein the temperature of each select pixel determined by a finite difference model to reduce the differential equation of pixel power to an equivalent circuit, the equivalent circuit being based on the measured power and dimensions of the OLED to solve for a voltage equivalent model of the pixel temperature.
  • 31. The non-transitory machine readable medium of claim 28, wherein the machine executable code which when executed by at least one machine, causes the machine: when selecting a first select pixel in each of the clusters to select a first select pixel in a first one of the clusters and then select first select pixels in the remaining clusters that have the same relative locations within the remaining clusters as the first select pixel has in the first one of the clusters;when selecting a different second select pixel in each of the clusters to select a second different select pixel in the first one of the clusters and then select second select pixels in the remaining clusters that have the same relative locations within the remaining clusters as the second select pixel has in the first one of the clusters;during the first timeframe to divide the plurality of pixels into second clusters centered around the first selected pixels; andduring the second timeframe to divide the plurality of pixels into third clusters centered around the second selected pixels.
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 12/958,655, filed Dec. 2, 2010, which is incorporated herein by reference in its entirety.

US Referenced Citations (480)
Number Name Date Kind
3506851 Polkinghorn et al. Apr 1970 A
3774055 Bapat et al. Nov 1973 A
4090096 Nagami May 1978 A
4160934 Kirsch Jul 1979 A
4354162 Wright Oct 1982 A
4943956 Noro Jul 1990 A
4996523 Bell et al. Feb 1991 A
5153420 Hack et al. Oct 1992 A
5198803 Shie et al. Mar 1993 A
5204661 Hack et al. Apr 1993 A
5266515 Robb et al. Nov 1993 A
5489918 Mosier Feb 1996 A
5498880 Lee et al. Mar 1996 A
5557342 Eto et al. Sep 1996 A
5572444 Lentz et al. Nov 1996 A
5589847 Lewis Dec 1996 A
5619033 Weisfield Apr 1997 A
5648276 Hara et al. Jul 1997 A
5670973 Bassetti et al. Sep 1997 A
5684365 Tang Nov 1997 A
5691783 Numao et al. Nov 1997 A
5714968 Ikeda Feb 1998 A
5723950 Wei et al. Mar 1998 A
5744824 Kousai et al. Apr 1998 A
5745660 Kolpatzik et al. Apr 1998 A
5748160 Shieh et al. May 1998 A
5815303 Berlin Sep 1998 A
5870071 Kawahata Feb 1999 A
5874803 Garbuzov et al. Feb 1999 A
5880582 Sawada Mar 1999 A
5903248 Irwin May 1999 A
5917280 Burrows et al. Jun 1999 A
5923794 McGrath et al. Jul 1999 A
5945972 Okumura et al. Aug 1999 A
5949398 Kim Sep 1999 A
5952789 Stewart et al. Sep 1999 A
5952991 Akiyama Sep 1999 A
5982104 Sasaki et al. Nov 1999 A
5990629 Yamada et al. Nov 1999 A
6023259 Howard et al. Feb 2000 A
6069365 Chow et al. May 2000 A
6091203 Kawashima et al. Jul 2000 A
6097360 Holloman Aug 2000 A
6144222 Ho Nov 2000 A
6177915 Beeteson et al. Jan 2001 B1
6229506 Dawson et al. May 2001 B1
6229508 Kane May 2001 B1
6246180 Nishigaki Jun 2001 B1
6252248 Sano et al. Jun 2001 B1
6259424 Kurogane Jul 2001 B1
6262589 Tamukai Jul 2001 B1
6271825 Greene et al. Aug 2001 B1
6288696 Holloman Sep 2001 B1
6304039 Appelberg et al. Oct 2001 B1
6307322 Dawson et al. Oct 2001 B1
6310962 Chung et al. Oct 2001 B1
6320325 Cok et al. Nov 2001 B1
6323631 Juang Nov 2001 B1
6356029 Hunter Mar 2002 B1
6373454 Knapp et al. Apr 2002 B1
6392617 Gleason May 2002 B1
6414661 Shen et al. Jul 2002 B1
6417825 Stewart et al. Jul 2002 B1
6433488 Bu Aug 2002 B1
6437106 Stoner et al. Aug 2002 B1
6445369 Yang et al. Sep 2002 B1
6475845 Kimura Nov 2002 B2
6501098 Yamazaki Dec 2002 B2
6501466 Yamagishi et al. Dec 2002 B1
6518962 Kimura et al. Feb 2003 B2
6522315 Ozawa et al. Feb 2003 B2
6525683 Gu Feb 2003 B1
6531827 Kawashima Mar 2003 B2
6542138 Shannon et al. Apr 2003 B1
6555420 Yamazaki Apr 2003 B1
6580408 Bae et al. Jun 2003 B1
6580657 Sanford et al. Jun 2003 B2
6583398 Harkin Jun 2003 B2
6583775 Sekiya et al. Jun 2003 B1
6594606 Everitt Jul 2003 B2
6618030 Kane et al. Sep 2003 B2
6639244 Yamazaki et al. Oct 2003 B1
6668645 Gilmour et al. Dec 2003 B1
6677713 Sung Jan 2004 B1
6680580 Sung Jan 2004 B1
6687266 Ma et al. Feb 2004 B1
6690000 Muramatsu et al. Feb 2004 B1
6690344 Takeuchi et al. Feb 2004 B1
6693388 Oomura Feb 2004 B2
6693610 Shannon et al. Feb 2004 B2
6697057 Koyama et al. Feb 2004 B2
6720942 Lee et al. Apr 2004 B2
6724151 Yoo Apr 2004 B2
6734636 Sanford et al. May 2004 B2
6738034 Kaneko et al. May 2004 B2
6738035 Fan May 2004 B1
6753655 Shih et al. Jun 2004 B2
6753834 Mikami et al. Jun 2004 B2
6756741 Li Jun 2004 B2
6756952 Decaux et al. Jun 2004 B1
6771028 Winters Aug 2004 B1
6777712 Sanford et al. Aug 2004 B2
6777888 Kondo Aug 2004 B2
6781567 Kimura Aug 2004 B2
6806497 Jo Oct 2004 B2
6806638 Lin et al. Oct 2004 B2
6806857 Sempel et al. Oct 2004 B2
6809706 Shimoda Oct 2004 B2
6815975 Nara et al. Nov 2004 B2
6828950 Koyama Dec 2004 B2
6853371 Miyajima et al. Feb 2005 B2
6859193 Yumoto Feb 2005 B1
6873117 Ishizuka Mar 2005 B2
6876346 Anzai et al. Apr 2005 B2
6885356 Hashimoto Apr 2005 B2
6900485 Lee May 2005 B2
6903734 Eu Jun 2005 B2
6909243 Inukai Jun 2005 B2
6909419 Zavracky et al. Jun 2005 B2
6911960 Yokoyama Jun 2005 B1
6911964 Lee et al. Jun 2005 B2
6914448 Jinno Jul 2005 B2
6919871 Kwon Jul 2005 B2
6924602 Komiya Aug 2005 B2
6937215 Lo Aug 2005 B2
6937220 Kitaura et al. Aug 2005 B2
6940214 Komiya et al. Sep 2005 B1
6943500 LeChevalier Sep 2005 B2
6947022 McCartney Sep 2005 B2
6954194 Matsumoto et al. Oct 2005 B2
6956547 Bae et al. Oct 2005 B2
6975142 Azami et al. Dec 2005 B2
6975332 Arnold et al. Dec 2005 B2
6995510 Murakami et al. Feb 2006 B2
6995519 Arnold et al. Feb 2006 B2
7023408 Chen et al. Apr 2006 B2
7027015 Booth, Jr. et al. Apr 2006 B2
7027078 Reihl Apr 2006 B2
7034793 Sekiya et al. Apr 2006 B2
7038392 Libsch et al. May 2006 B2
7057359 Hung et al. Jun 2006 B2
7061451 Kimura Jun 2006 B2
7064733 Cok et al. Jun 2006 B2
7071932 Libsch et al. Jul 2006 B2
7088051 Cok Aug 2006 B1
7088052 Kimura Aug 2006 B2
7102378 Kuo et al. Sep 2006 B2
7106285 Naugler Sep 2006 B2
7112820 Change et al. Sep 2006 B2
7116058 Lo et al. Oct 2006 B2
7119493 Fryer et al. Oct 2006 B2
7122835 Ikeda et al. Oct 2006 B1
7127380 Iverson et al. Oct 2006 B1
7129914 Knapp et al. Oct 2006 B2
7164417 Cok Jan 2007 B2
7193589 Yoshida et al. Mar 2007 B2
7224332 Cok May 2007 B2
7227519 Kawase et al. Jun 2007 B1
7245277 Ishizuka Jul 2007 B2
7248236 Nathan et al. Jul 2007 B2
7262753 Tanghe et al. Aug 2007 B2
7274363 Ishizuka et al. Sep 2007 B2
7310092 Imamura Dec 2007 B2
7315295 Kimura Jan 2008 B2
7321348 Cok et al. Jan 2008 B2
7339560 Sun Mar 2008 B2
7355574 Leon et al. Apr 2008 B1
7358941 Ono et al. Apr 2008 B2
7368868 Sakamoto May 2008 B2
7411571 Huh Aug 2008 B2
7414600 Nathan et al. Aug 2008 B2
7423617 Giraldo et al. Sep 2008 B2
7474285 Kimura Jan 2009 B2
7502000 Yuki et al. Mar 2009 B2
7528812 Tsuge et al. May 2009 B2
7535449 Miyazawa May 2009 B2
7554512 Steer Jun 2009 B2
7569849 Nathan et al. Aug 2009 B2
7576718 Miyazawa Aug 2009 B2
7580012 Kim et al. Aug 2009 B2
7589707 Chou Sep 2009 B2
7609239 Chang Oct 2009 B2
7619594 Hu Nov 2009 B2
7619597 Nathan et al. Nov 2009 B2
7633470 Kane Dec 2009 B2
7656370 Schneider et al. Feb 2010 B2
7800558 Routley et al. Sep 2010 B2
7847764 Cok et al. Dec 2010 B2
7859492 Kohno Dec 2010 B2
7868859 Tomida et al. Jan 2011 B2
7876294 Sasaki et al. Jan 2011 B2
7924249 Nathan et al. Apr 2011 B2
7932883 Klompenhouwer et al. Apr 2011 B2
7969390 Yoshida Jun 2011 B2
7978187 Nathan et al. Jul 2011 B2
7994712 Sung et al. Aug 2011 B2
8026876 Nathan et al. Sep 2011 B2
8049420 Tamura et al. Nov 2011 B2
8077123 Naugler, Jr. Dec 2011 B2
8115707 Nathan et al. Feb 2012 B2
8208084 Lin Jun 2012 B2
8223177 Nathan et al. Jul 2012 B2
8232939 Nathan et al. Jul 2012 B2
8259044 Nathan et al. Sep 2012 B2
8264431 Bulovic et al. Sep 2012 B2
8279143 Nathan et al. Oct 2012 B2
8339386 Leon et al. Dec 2012 B2
8493296 Ogawa Jul 2013 B2
20010002703 Koyama Jun 2001 A1
20010009283 Arao et al. Jul 2001 A1
20010024181 Kubota Sep 2001 A1
20010024186 Kane et al. Sep 2001 A1
20010026257 Kimura Oct 2001 A1
20010030323 Ikeda Oct 2001 A1
20010035863 Kimura Nov 2001 A1
20010040541 Yoneda et al. Nov 2001 A1
20010043173 Troutman Nov 2001 A1
20010045929 Prache Nov 2001 A1
20010052606 Sempel et al. Dec 2001 A1
20010052940 Hagihara et al. Dec 2001 A1
20020000576 Inukai Jan 2002 A1
20020011796 Koyama Jan 2002 A1
20020011799 Kimura Jan 2002 A1
20020012057 Kimura Jan 2002 A1
20020014851 Tai et al. Feb 2002 A1
20020018034 Ohki et al. Feb 2002 A1
20020030190 Ohtani et al. Mar 2002 A1
20020047565 Nara et al. Apr 2002 A1
20020052086 Maeda May 2002 A1
20020067134 Kawashima Jun 2002 A1
20020084463 Sanford et al. Jul 2002 A1
20020101172 Bu Aug 2002 A1
20020105279 Kimura Aug 2002 A1
20020117722 Osada et al. Aug 2002 A1
20020122308 Ikeda Sep 2002 A1
20020158587 Komiya Oct 2002 A1
20020158666 Azami et al. Oct 2002 A1
20020158823 Zavracky et al. Oct 2002 A1
20020167474 Everitt Nov 2002 A1
20020180369 Koyama Dec 2002 A1
20020180721 Kimura et al. Dec 2002 A1
20020181276 Yamazaki Dec 2002 A1
20020186214 Siwinski Dec 2002 A1
20020190924 Asano et al. Dec 2002 A1
20020190971 Nakamura et al. Dec 2002 A1
20020195967 Kim et al. Dec 2002 A1
20020195968 Sanford et al. Dec 2002 A1
20030020413 Oomura Jan 2003 A1
20030030603 Shimoda Feb 2003 A1
20030043088 Booth et al. Mar 2003 A1
20030057895 Kimura Mar 2003 A1
20030058226 Bertram et al. Mar 2003 A1
20030062524 Kimura Apr 2003 A1
20030063081 Kimura et al. Apr 2003 A1
20030071821 Sundahl et al. Apr 2003 A1
20030076048 Rutherford Apr 2003 A1
20030090447 Kimura May 2003 A1
20030090481 Kimura May 2003 A1
20030107560 Yumoto et al. Jun 2003 A1
20030111966 Mikami et al. Jun 2003 A1
20030122745 Miyazawa Jul 2003 A1
20030122813 Ishizuki et al. Jul 2003 A1
20030142088 LeChevalier Jul 2003 A1
20030151569 Lee et al. Aug 2003 A1
20030156101 Le Chevalier Aug 2003 A1
20030174152 Noguchi Sep 2003 A1
20030179626 Sanford et al. Sep 2003 A1
20030185438 Osawa et al. Oct 2003 A1
20030197663 Lee et al. Oct 2003 A1
20030210256 Mori et al. Nov 2003 A1
20030230141 Gilmour et al. Dec 2003 A1
20030230980 Forrest et al. Dec 2003 A1
20030231148 Lin et al. Dec 2003 A1
20040032382 Cok et al. Feb 2004 A1
20040041750 Abe Mar 2004 A1
20040066357 Kawasaki Apr 2004 A1
20040070557 Asano et al. Apr 2004 A1
20040070565 Nayar et al. Apr 2004 A1
20040090186 Kanauchi et al. May 2004 A1
20040090400 Yoo May 2004 A1
20040095297 Libsch et al. May 2004 A1
20040100427 Miyazawa May 2004 A1
20040108518 Jo Jun 2004 A1
20040135749 Kondakov et al. Jul 2004 A1
20040140982 Pate Jul 2004 A1
20040145547 Oh Jul 2004 A1
20040150592 Mizukoshi et al. Aug 2004 A1
20040150594 Koyama et al. Aug 2004 A1
20040150595 Kasai Aug 2004 A1
20040155841 Kasai Aug 2004 A1
20040174347 Sun et al. Sep 2004 A1
20040174349 Libsch et al. Sep 2004 A1
20040174354 Ono et al. Sep 2004 A1
20040178743 Miller et al. Sep 2004 A1
20040183759 Stevenson et al. Sep 2004 A1
20040196275 Hattori Oct 2004 A1
20040207615 Yumoto Oct 2004 A1
20040227697 Mori Nov 2004 A1
20040239596 Ono et al. Dec 2004 A1
20040252089 Ono et al. Dec 2004 A1
20040257313 Kawashima et al. Dec 2004 A1
20040257353 Imamura et al. Dec 2004 A1
20040257355 Naugler Dec 2004 A1
20040263437 Hattori Dec 2004 A1
20040263444 Kimura Dec 2004 A1
20040263445 Inukai et al. Dec 2004 A1
20040263541 Takeuchi et al. Dec 2004 A1
20050007355 Miura Jan 2005 A1
20050007357 Yamashita et al. Jan 2005 A1
20050007392 Kasai et al. Jan 2005 A1
20050017650 Fryer et al. Jan 2005 A1
20050024081 Kuo et al. Feb 2005 A1
20050024393 Kondo et al. Feb 2005 A1
20050030267 Tanghe et al. Feb 2005 A1
20050057484 Diefenbaugh et al. Mar 2005 A1
20050057580 Yamano et al. Mar 2005 A1
20050067970 Libsch et al. Mar 2005 A1
20050067971 Kane Mar 2005 A1
20050068270 Awakura Mar 2005 A1
20050068275 Kane Mar 2005 A1
20050073264 Matsumoto Apr 2005 A1
20050083323 Suzuki et al. Apr 2005 A1
20050088103 Kageyama et al. Apr 2005 A1
20050110420 Arnold et al. May 2005 A1
20050110807 Chang May 2005 A1
20050140598 Kim et al. Jun 2005 A1
20050140610 Smith et al. Jun 2005 A1
20050156831 Yamazaki et al. Jul 2005 A1
20050162079 Sakamoto Jul 2005 A1
20050168416 Hashimoto et al. Aug 2005 A1
20050179626 Yuki et al. Aug 2005 A1
20050179628 Kimura Aug 2005 A1
20050185200 Tobol Aug 2005 A1
20050200575 Kim et al. Sep 2005 A1
20050206590 Sasaki et al. Sep 2005 A1
20050212787 Noguchi et al. Sep 2005 A1
20050219184 Zehner et al. Oct 2005 A1
20050225683 Nozawa Oct 2005 A1
20050248515 Naugler et al. Nov 2005 A1
20050269959 Uchino et al. Dec 2005 A1
20050269960 Ono et al. Dec 2005 A1
20050280615 Cok et al. Dec 2005 A1
20050280766 Johnson et al. Dec 2005 A1
20050285822 Reddy et al. Dec 2005 A1
20050285825 Eom et al. Dec 2005 A1
20060001613 Routley et al. Jan 2006 A1
20060007072 Choi et al. Jan 2006 A1
20060007249 Reddy et al. Jan 2006 A1
20060012310 Chen et al. Jan 2006 A1
20060012311 Ogawa Jan 2006 A1
20060022305 Yamashita Feb 2006 A1
20060027807 Nathan et al. Feb 2006 A1
20060030084 Young Feb 2006 A1
20060038758 Routley et al. Feb 2006 A1
20060038762 Chou Feb 2006 A1
20060066533 Sato et al. Mar 2006 A1
20060077135 Cok et al. Apr 2006 A1
20060077142 Kwon Apr 2006 A1
20060082523 Guo et al. Apr 2006 A1
20060092185 Jo et al. May 2006 A1
20060097628 Suh et al. May 2006 A1
20060097631 Lee May 2006 A1
20060103611 Choi May 2006 A1
20060149493 Sambandan et al. Jul 2006 A1
20060170623 Naugler, Jr. et al. Aug 2006 A1
20060176250 Nathan et al. Aug 2006 A1
20060208971 Deane Sep 2006 A1
20060214888 Schneider et al. Sep 2006 A1
20060232522 Roy et al. Oct 2006 A1
20060244697 Lee et al. Nov 2006 A1
20060261841 Fish Nov 2006 A1
20060273997 Nathan et al. Dec 2006 A1
20060279481 Haruna et al. Dec 2006 A1
20060284801 Yoon et al. Dec 2006 A1
20060284895 Marcu et al. Dec 2006 A1
20060290618 Goto Dec 2006 A1
20070001937 Park et al. Jan 2007 A1
20070001939 Hashimoto et al. Jan 2007 A1
20070008251 Kohno et al. Jan 2007 A1
20070008268 Park et al. Jan 2007 A1
20070008297 Bassetti Jan 2007 A1
20070057873 Uchino et al. Mar 2007 A1
20070057874 Le Roy et al. Mar 2007 A1
20070069998 Naugler et al. Mar 2007 A1
20070075727 Nakano et al. Apr 2007 A1
20070076226 Klompenhouwer et al. Apr 2007 A1
20070080905 Takahara Apr 2007 A1
20070080906 Tanabe Apr 2007 A1
20070080908 Nathan et al. Apr 2007 A1
20070097038 Yamazaki et al. May 2007 A1
20070097041 Park et al. May 2007 A1
20070103419 Uchino et al. May 2007 A1
20070115221 Buchhauser et al. May 2007 A1
20070164664 Ludwicki et al. Jul 2007 A1
20070182671 Nathan et al. Aug 2007 A1
20070236440 Wacyk et al. Oct 2007 A1
20070236517 Kimpe Oct 2007 A1
20070241999 Lin Oct 2007 A1
20070273294 Nagayama Nov 2007 A1
20070285359 Ono Dec 2007 A1
20070290958 Cok Dec 2007 A1
20070296672 Kim et al. Dec 2007 A1
20080001525 Chao et al. Jan 2008 A1
20080001544 Murakami et al. Jan 2008 A1
20080012804 Kim Jan 2008 A1
20080030518 Higgins et al. Feb 2008 A1
20080036708 Shirasaki Feb 2008 A1
20080042942 Takahashi Feb 2008 A1
20080042948 Yamashita et al. Feb 2008 A1
20080048951 Naugler, Jr. et al. Feb 2008 A1
20080055209 Cok Mar 2008 A1
20080055211 Ogawa Mar 2008 A1
20080074413 Ogura Mar 2008 A1
20080088549 Nathan et al. Apr 2008 A1
20080088648 Nathan et al. Apr 2008 A1
20080111766 Uchino et al. May 2008 A1
20080116787 Hsu et al. May 2008 A1
20080117144 Nakano et al. May 2008 A1
20080136770 Peker et al. Jun 2008 A1
20080150845 Ishii et al. Jun 2008 A1
20080150847 Kim et al. Jun 2008 A1
20080158115 Cordes et al. Jul 2008 A1
20080158648 Cummings Jul 2008 A1
20080170004 Jung Jul 2008 A1
20080198103 Toyomura et al. Aug 2008 A1
20080211749 Weitbruch et al. Sep 2008 A1
20080231558 Naugler Sep 2008 A1
20080231562 Kwon Sep 2008 A1
20080231625 Minami et al. Sep 2008 A1
20080252223 Toyoda et al. Oct 2008 A1
20080252571 Hente et al. Oct 2008 A1
20080259020 Fisekovic et al. Oct 2008 A1
20080290805 Yamada et al. Nov 2008 A1
20080297055 Miyake et al. Dec 2008 A1
20090058772 Lee Mar 2009 A1
20090109142 Takahara Apr 2009 A1
20090121994 Miyata May 2009 A1
20090146926 Sung et al. Jun 2009 A1
20090160743 Tomida et al. Jun 2009 A1
20090174628 Wang et al. Jul 2009 A1
20090184901 Kwon Jul 2009 A1
20090195483 Naugler, Jr. et al. Aug 2009 A1
20090201281 Routley et al. Aug 2009 A1
20090206764 Schemmann et al. Aug 2009 A1
20090213046 Nam Aug 2009 A1
20090244046 Seto Oct 2009 A1
20100004891 Ahlers et al. Jan 2010 A1
20100026725 Smith Feb 2010 A1
20100039422 Seto Feb 2010 A1
20100039458 Nathan et al. Feb 2010 A1
20100060911 Marcu et al. Mar 2010 A1
20100079419 Shibusawa Apr 2010 A1
20100103203 Choi Apr 2010 A1
20100165002 Ahn Jul 2010 A1
20100194670 Cok Aug 2010 A1
20100207960 Kimpe et al. Aug 2010 A1
20100225630 Levey et al. Sep 2010 A1
20100251295 Amento et al. Sep 2010 A1
20100277400 Jeong Nov 2010 A1
20100315319 Cok et al. Dec 2010 A1
20110063197 Chung et al. Mar 2011 A1
20110069051 Nakamura et al. Mar 2011 A1
20110069089 Kopf et al. Mar 2011 A1
20110074750 Leon et al. Mar 2011 A1
20110149166 Botzas et al. Jun 2011 A1
20110181630 Smith et al. Jul 2011 A1
20110199395 Nathan et al. Aug 2011 A1
20110227964 Chaji et al. Sep 2011 A1
20110273399 Lee Nov 2011 A1
20110293480 Mueller Dec 2011 A1
20120056558 Toshiya et al. Mar 2012 A1
20120062565 Fuchs et al. Mar 2012 A1
20120262184 Shen Oct 2012 A1
20120299978 Chaji Nov 2012 A1
20130027381 Nathan et al. Jan 2013 A1
20130057595 Nathan et al. Mar 2013 A1
20130112960 Chaji et al. May 2013 A1
20130135272 Park May 2013 A1
20130309821 Yoo et al. Nov 2013 A1
20130321671 Cote et al. Dec 2013 A1
Foreign Referenced Citations (125)
Number Date Country
1 294 034 Jan 1992 CA
2 109 951 Nov 1992 CA
2 249 592 Jul 1998 CA
2 368 386 Sep 1999 CA
2 242 720 Jan 2000 CA
2 354 018 Jun 2000 CA
2 432 530 Jul 2002 CA
2 436 451 Aug 2002 CA
2 438 577 Aug 2002 CA
2 463 653 Jan 2004 CA
2 498 136 Mar 2004 CA
2 522 396 Nov 2004 CA
2 443 206 Mar 2005 CA
2 472 671 Dec 2005 CA
2 567 076 Jan 2006 CA
2 526 782 Apr 2006 CA
2 541 531 Jul 2006 CA
2 550 102 Apr 2008 CA
2 773 699 Oct 2013 CA
1381032 Nov 2002 CN
1448908 Oct 2003 CN
1682267 Oct 2005 CN
1760945 Apr 2006 CN
1886774 Dec 2006 CN
102656621 Sep 2012 CN
0 158 366 Oct 1985 EP
1 028 471 Aug 2000 EP
1 111 577 Jun 2001 EP
1 130 565 Sep 2001 EP
1 194 013 Apr 2002 EP
1 335 430 Aug 2003 EP
1 372 136 Dec 2003 EP
1 381 019 Jan 2004 EP
1 418 566 May 2004 EP
1 429 312 Jun 2004 EP
145 0341 Aug 2004 EP
1 465 143 Oct 2004 EP
1 469 448 Oct 2004 EP
1 521 203 Apr 2005 EP
1 594 347 Nov 2005 EP
1 784 055 May 2007 EP
1854338 Nov 2007 EP
1 879 169 Jan 2008 EP
1 879 172 Jan 2008 EP
2 389 951 Dec 2003 GB
1272298 Oct 1989 JP
4-042619 Feb 1992 JP
6-314977 Nov 1994 JP
8-340243 Dec 1996 JP
09-090405 Apr 1997 JP
10-254410 Sep 1998 JP
11-202295 Jul 1999 JP
11-219146 Aug 1999 JP
11 231805 Aug 1999 JP
11-282419 Oct 1999 JP
2000-056847 Feb 2000 JP
2000-081607 Mar 2000 JP
2000-81607 Mar 2000 JP
2001-134217 May 2001 JP
2001-195014 Jul 2001 JP
2002-055654 Feb 2002 JP
2002-91376 Mar 2002 JP
2002-514320 May 2002 JP
2002-278513 Sep 2002 JP
2002-333862 Nov 2002 JP
2003-076331 Mar 2003 JP
2003-124519 Apr 2003 JP
2003-177709 Jun 2003 JP
2003-271095 Sep 2003 JP
2003-308046 Oct 2003 JP
2003-317944 Nov 2003 JP
2004-004675 Jan 2004 JP
2004-145197 May 2004 JP
2004-287345 Oct 2004 JP
2005-057217 Mar 2005 JP
2007-065015 Mar 2007 JP
2008-102335 May 2008 JP
4-158570 Oct 2008 JP
2004-0100887 Dec 2004 KR
342486 Oct 1998 TW
473622 Jan 2002 TW
485337 May 2002 TW
502233 Sep 2002 TW
538650 Jun 2003 TW
1221268 Sep 2004 TW
1223092 Nov 2004 TW
200727247 Jul 2007 TW
WO 9848403 Oct 1998 WO
WO 9948079 Sep 1999 WO
WO 0106484 Jan 2001 WO
WO 0127910 Apr 2001 WO
WO 0163587 Aug 2001 WO
WO 02067327 Aug 2002 WO
WO 03001496 Jan 2003 WO
WO 03034389 Apr 2003 WO
WO 03058594 Jul 2003 WO
WO 03063124 Jul 2003 WO
WO 03077231 Sep 2003 WO
WO 2004003877 Jan 2004 WO
WO 2004025615 Mar 2004 WO
WO 2004034364 Apr 2004 WO
WO 2004047058 Jun 2004 WO
WO 2004104975 Dec 2004 WO
WO 2005022498 Mar 2005 WO
WO 2005022500 Mar 2005 WO
WO 2005029455 Mar 2005 WO
WO 2005029456 Mar 2005 WO
WO 2005055185 Jun 2005 WO
WO 2006000101 Jan 2006 WO
WO 2006053424 May 2006 WO
WO 2006063448 Jun 2006 WO
WO 2006084360 Aug 2006 WO
WO 2007003877 Jan 2007 WO
WO 2007079572 Jul 2007 WO
WO 2007120849 Oct 2007 WO
WO 2009048618 Apr 2009 WO
WO 2009055920 May 2009 WO
WO 2010023270 Mar 2010 WO
WO 2011041224 Apr 2011 WO
WO 2011064761 Jun 2011 WO
WO 2011067729 Jun 2011 WO
WO 2012160424 Nov 2012 WO
WO 2012160471 Nov 2012 WO
WO 2012164474 Dec 2012 WO
WO 2012164475 Dec 2012 WO
Non-Patent Literature Citations (125)
Entry
Ahnood et al.: “Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements”; dated Aug. 2009.
Alexander et al.: “Pixel circuits and drive schemes for glass and elastic AMOLED displays”; dated Jul. 2005 (9 pages).
Alexander et al.: “Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV”; dated May 2010 (4 pages).
Ashtiani et al.: “AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation”; dated Mar. 2007 (4 pages).
Chaji et al.: “A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays”; dated Jul. 2008 (5 pages).
Chaji et al.: “A fast settling current driver based on the CCII for AMOLED displays”; dated Dec. 2009 (6 pages).
Chaji et al.: “A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V˜T- and V˜O˜L˜E˜D Shift Compensation”; dated May 2007 (4 pages).
Chaji et al.: “A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays”; dated Jun. 2005 (4 pages).
Chaji et al.: “A low-power high-performance digital circuit for deep submicron technologies”; dated Jun. 2005 (4 pages).
Chaji et al.: “A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs”; dated Oct. 2005 (3 pages).
Chaji et al.: “A Novel Driving Scheme and Pixel Circuit for AMOLED Displays”; dated Jun. 2006 (4 pages).
Chaji et al.: “A Novel Driving Scheme for High Resolution Large-area a-Si:H AMOLED displays”; dated Aug. 2005 (3 pages).
Chaji et al.: “A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays”; dated Dec. 2006 (12 pages).
Chaji et al.: “A Sub-μA fast-settling current-programmed pixel circuit for AMOLED displays”; dated Sep. 2007.
Chaji et al.: “An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays”; dated Oct. 2006.
Chaji et al.: “Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices”; dated Aug. 2008.
Chaji et al.: “Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel”; dated Apr. 2005 (2 pages).
Chaji et al.: “Dynamic-effect compensating technique for stable a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji et al.: “Electrical Compensation of OLED Luminance Degradation”; dated Dec. 2007 (3 pages).
Chaji et al.: “eUTDSP: a design study of a new VLIW-based DSP architecture”; dated My 2003 (4 pages).
Chaji et al.: “Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors”; dated Feb. 2009 (8 pages).
Chaji et al.: “High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)”; dated Oct. 2001 (4 pages).
Chaji et al.: “High-precision, fast current source for large-area current-programmed a-Si flat panels”; dated Sep. 2006 (4 pages).
Chaji et al.: “Low-Cost AMOLED Television with IGNIS Compensating Technology”; dated May 2008 (4 pages).
Chaji et al.: “Low-Cost Stable a-Si:H AMOLED Display for Portable Applications”; dated Jun. 2006 (4 pages).
Chaji et al.: “Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display”; dated Jun. 2008 (5 pages).
Chaji et al.: “Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging”; dated Nov. 2008 (3 pages).
Chaji et al.: “Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays”; dated May 2007 (6 pages).
Chaji et al.: “Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family”; dated 2002 (4 pages).
Chaji et al.: “Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors”; dated May 2006 (4 pages).
Chaji et al.: “Stable Pixel Circuit for Small-Area High-Resolution a-Si:H AMOLED Displays”; dated Oct. 2008 (6 pages).
Chaji et al.: “Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback”; dated Feb. 2010 (2 pages).
Chaji et al.: “Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays”; dated 2008 (177 pages).
European Search Report for Application No. EP 01 11 22313 dated Sep. 14, 2005 (4 pages).
European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.
European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).
European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.
European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.
European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).
European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).
European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.
European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).
European Search Report for Application No. EP 10 16 6143, dated Sep. 3, 2010 (2 pages).
European Search Report for Application No. EP 10 83 4294.0/1903, dated Apr. 8, 2013, (9 pages).
European Search Report for Application No. PCT/CA2006/000177 dated Jun. 2, 2006.
European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).
Extended European Search Report for Application No. 11 73 9485.8 mailed Aug. 6, 2013(14 pages).
Extended European Search Report for Application No. EP 09 73 3076.5, mailed Apr. 27, (13 pages).
Extended European Search Report for Application No. EP 11 16 8677.0, mailed Nov. 29, 2012, (13 page).
Extended European Search Report for Application No. EP 11 19 1641.7 mailed Jul. 11, 2012 (14 pages).
Extended European Search Report for Application No. EP 14158051.4, mailed Jul. 29, 2014, (4 pages).
Fossum, Eric R.. “Active Pixel Sensors: Are CCD's Dinosaurs?” SPIE: Symposium on Electronic Imaging. Feb. 1, 1993 (13 pages).
Goh et al., “A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes”, IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 583-585.
International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006, 4 pages.
International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.
International Search Report for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (2 pages).
International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.
International Search Report for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (2 pages).
International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.
International Search Report for Application No. PCT/CA2009/000501, mailed Jul. 30, 2009 (4 pages).
International Search Report for Application No. PCT/CA2009/001769, dated Apr. 8, 2010 (3 pages).
International Search Report for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 3 pages.
International Search Report for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 5 pages.
International Search Report for Application No. PCT/IB2010/055541 filed Dec. 1, 2010, dated May 26, 2011; 5 pages.
International Search Report for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (6 pages).
International Search Report for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 3 pages.
International Search Report for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).
International Search Report for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (3 pages).
International Search Report for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (4 pages).
International Search Report for Application No. PCT/IB2014/058244, Canadian Intellectual Property Office, dated Apr. 11, 2014; (6 pages).
International Search Report for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 23, 2014; (6 pages).
International Search Report for Application No. PCT/JP02/09668, mailed Dec. 3, 2002, (4 pages).
International Written Opinion for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (5 pages).
International Written Opinion for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (4 pages).
International Written Opinion for Application No. PCT/CA2009/000501 mailed Jul. 30, 2009 (6 pages).
International Written Opinion for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 6 pages.
International Written Opinion for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 8 pages.
International Written Opinion for Application No. PCT/IB2010/055541, dated May 26, 2011; 6 pages.
International Written Opinion for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (7 pages).
International Written Opinion for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 6 pages.
International Written Opinion for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).
International Written Opinion for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (6 pages).
International Written Opinion for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (5 pages).
International Written Opinion for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014; (4 pages).
Jafarabadiashtiani et al.: “A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback”; dated 2005 (4 pages).
Jafarabadiashtiani: Pixel circuits and driving schemes for active-matrix organic light emitting diode displays, copyright 2007, 188 pages.
Kanicki, J., et al. “Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays.” Asia Display: International Display Workshops, Sep. 2001 (pp. 315-318).
Karim, K. S., et al. “Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging.” IEEE: Transactions on Electron Devices. vol. 50, No. 1, Jan. 2003 (pp. 200-208).
Lee et al.: “Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon”; dated 2006.
Lee, Wonbok: “Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays”, Ph.D. Dissertation, University of Southern California (124 pages).
Ma E Y et al.: “organic light emitting diode/thin film transistor integration for foldable displays” dated Sep. 15, 1997(4 pages).
Matsueda y et al.: “35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver”; dated May 2004.
Mendes E., et al. “A High Resolution Switch-Current Memory Base Cell.” IEEE: Circuits and Systems. vol. 2, Aug. 1999 (pp. 718-721).
Nathan A. et al., “Thin Film imaging technology on glass and plastic” ICM 2000, proceedings of the 12 international conference on microelectronics, dated Oct. 31, 2001 (4 pages).
Nathan et al., “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.
Nathan et al.: “Backplane Requirements for active Matrix Organic Light Emitting Diode Displays,”; dated 2006 (16 pages).
Nathan et al.: “Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation”; dated Sep. 2009 (1 page).
Nathan et al.: “Driving schemes for a-Si and LTPS AMOLED displays”; dated Dec. 2005 (11 pages).
Nathan et al.: “Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)”; dated 2006 (4 pages).
Office Action in Chinese Patent Invention No. 201180008188.9, dated Jun. 4, 2014 (17 pages) (w/English translation).
Office Action in Japanese patent application No. JP2006-527247 dated Mar. 15, 2010. (8 pages).
Office Action in Japanese patent application No. JP2007-545796 dated Sep. 5, 2011. (8 pages).
Office Action in Japanese patent application No. JP2012-541612 dated Jul. 15, 2014. (3 pages).
Partial European Search Report for Application No. EP 11 168 677.0, mailed Sep. 22, 2011 (5 pages).
Partial European Search Report for Application No. EP 11 19 1641.7, mailed Mar. 20, 2012 (8 pages).
Philipp: “Charge transfer sensing” Sensor Review, vol. 19, No. 2, Dec. 31, 1999 (Dec. 31, 1999), 10 pages.
Rafati et al.: “Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles”; dated 2002 (4 pages).
Safavian et al.: “3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging”; dated Jun. 2006 (4 pages).
Safavian et al.: “A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging”; dated May 2007 (7 pages).
Safavian et al.: “A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging”; dated May 2008 (4 pages).
Safavian et al.: “Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy”; dated Aug. 2005 (4 pages).
Safavian et al.: “TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]”; dated Sep. 2005 (9 pages).
Safavian et al.: “Three-TFT image sensor for real-time digital X-ray imaging”; dated Feb. 2, 2006 (2 pages).
Search Report for Taiwan Invention Patent Application No. 093128894 dated May 1, 2012. (1 page).
Search Report for Taiwan Invention Patent Application No. 94144535 dated Nov. 1, 2012. (1 page).
Singh, et al., “Current Conveyor: Novel Universal Active Block”, Samriddhi, S-JPSET vol. I, Issue 1, 2010, pp. 41-48 (12EPPT).
Smith, Lindsay I., “A tutorial on Principal Components Analysis,” dated Feb. 26, 2001 (27 pages).
Spindler et al., System Considerations for RGBW OLED Displays, Journal of the SID 14/1, 2006, pp. 37-48.
Stewart M. et al., “polysilicon TFT technology for active matrix oled displays” IEEE transactions on electron devices, vol. 48, No. 5, dated May 2001 (7 pages).
Vygranenko et al.: “Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition”; dated 2009.
Wang et al.: “Indium oxides by reactive ion beam assisted evaporation: From material study to device application”; dated Mar. 2009 (6 pages).
Written Opinion for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 12, 2014 (6 pages).
Written Opinion for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014 (3 pages).
Yi He et al., “Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays”, IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.
Yu, Jennifer: “Improve OLED Technology for Display”, Ph.D. Dissertation, Massachusetts Institute of Technology, Sep. 2008 (151 pages).
Related Publications (1)
Number Date Country
20140375623 A1 Dec 2014 US
Continuations (1)
Number Date Country
Parent 12958655 Dec 2010 US
Child 14481520 US